
DYNAMIC TROUBLESHOOTING



FLUKE

Manual Exercises

1. Test the following chips on the UUT in manual by making local parameter changes until they all pass consistently. Once you have a passing test, try to "tighten up" the test by reducing the number (or amount) of changes to the minimum that will still allow a consistently passing test.

U36 - (7404) combinatorial U37 - (74244) combinatorial U57 - (41256) programmable DEMO3 - (PAL22V10) synchronous

- 2. Look through the rest of this worksheet before proceeding to familiarize yourself with what is available. Then, as necessary, refer back to the explanations and diagrams for help in selecting parameters for change, and understanding their purpose.
- 3. Below is listed the proper order for conducting this exercise.

STEP 1 - Enter Develop mode

STEP 2 - Load the on-board Library data for the DUT

STEP 3 - Change test parameters until the optimum test is determined

STEP 4 - Note changes made and Store the parameters for that board location (Repeat steps 2 - 4 for each of the four test chips)

STEP 5 - Store the whole test Sequence developed so far

STEP 6 - Test the validity of the new Sequence by trying it on the demo UUT

STEP 7 - View the file containing the parameter changes

4. To assist you in selecting the appropriate parameters to adjust, consider that all devices fall into three general catagories, as described below.

Combinatorial

Those devices whose output pins reflect immediately the conditions on the input pins. They have no internal memory, but may have tristate output pins (e.g. NAND gate, Bus Driver).

Common parameter adjustments include: FMASK, Threshold, Ignore

Synchronous

Devices with internal memory whose state is brought to an output pin or can be definitely inferred. They always have a clock input line (e.g. up/down counter, J-K Flip Flop).

Common parameter adjustments include: FMASK, Sync Time, Reset

Programmable

Devices which require data to be written into them before outputs are valid (e.g. UART, RAM).

Common parameter adjustments include: Sync Time, Trigger, Offset

::ods

Step 1 Do your testing in the DEVELOP MODE by entering the keystrokes below. You will find that this mode, once past the first few screens, looks and acts like manual mode. Refer to the prompter sheet and follow the flow chart for developing a new sequence.

· · · · ~ TP #7 NEP - · · · ·	41 T/1 1	ACTION	* " _ \$?"T
KEY	में जीतियां स्व	ACTION	12×9EU :
<f3></f3>	• •	selects Develop selects New Sequence	**
さぶがるf2S 製作	(190 B) 1. 提高	selects New Sequence	eat Step.
		- TEST	as "numed
ype in a rue na	me for this new si	equence, such as TEST)	
<f5></f5>	Wisht White	selects system memory for s	torage - instead of the cartri
<enter< td=""><td>></td><td>enters the selected name and</td><td>storage location storage</td></enter<>	>	enters the selected name and	storage location storage
on 2 Table		- dasa famska finns akin	CEY
ep 2 Loan t	•	ry data for the first chip.	.175
KEY		ACTION	<f \$=""></f>
n	j⊈ om en	port golev	<esc></esc>
<f1></f1>	resp.	selects Manual	first ohim 7404 (on 1126)
7404 (E)	•	calls the library data for the	
tep 3 ^{Ch} Chan	ge test parameters	s until the optimum test is determ	nined.
			KEY
1717 17		ACTION	
KEY			
	distribute.	~ 0π·	<e2></e2>
<f1></f1>	South States		<f1></f1>
<f1></f1>	d now look famili	selects Local	<Ē1> TEST
<f1> critical street should be screen sh</f1>		selects Local iar. Adjust the parameters for the	<Ē1> TEST
<f1> ne screen shoul ith them.</f1>		selects Local iar. Adjust the parameters for the	<1FI>TEST TEST ne first chip until you are sat
<f1> ne screen shoul ith them.</f1>	s to the default pa	selects Local iar. Adjust the parameters for the parameters that you found necessar	*IE> TEST TEST Test chip until you are sat TE> XE> ury for each chip below.
<f1> ce screen should the them. fote the change</f1>	s to the default pa	selects Local iar. Adjust the parameters for the parameters that you found necessar	<1FI>TEST TEST ne first chip until you are sat
<f1> ce screen should the them. fote the change a. 7404 (</f1>	s to the default pa	selects Local iar. Adjust the parameters for the parameters that you found necessar	TEST TEST TEST are sat a set of the set of t
<f1> ce screen should the them. fote the change</f1>	s to the default pa	iar. Adjust the parameters for the parameters that you found necessaring	TEST TEST TEST THE ST TEST THE ST TEST THE ST TEST THE ST TEST TEST THE ST TH THE ST TH THE ST TH
<f1> ne screen shoul ith them. (ote the change a. 7404 (</f1>	s to the default pa	iar. Adjust the parameters for the parameters that you found necessaring	TEST TEST TEST are sat a set of the set of t
<f1> ce screen should the them. fote the change a. 7404 (</f1>	s to the default pa	iar. Adjust the parameters for the parameters that you found necessaring	TEST TEST TEST THE ST TEST THE ST TEST THE ST TEST THE ST TEST TEST THE ST TH THE ST TH THE ST TH
<f1> ne screen shoul ith them. (ote the change a. 7404 (</f1>	s to the default pa	selects Local iar. Adjust the parameters for the parameters for the parameters for the parameters for the parameters and the parameters are the parameters for the parameters for the parameters for the parameters for the parameters are the parameters for the pa	TEST TEST TEST THE ST TEST THE ST TEST THE ST TEST THE ST TEST TEST THE ST TH THE ST TH THE ST TH
<f1> in e screen shoul ith them. fote the change a. 7404 (5-11 b. 74244</f1>	s to the default pa	selects Local iar. Adjust the parameters for the	TEST TEST TEST THE ST TEST THE ST TEST THE ST TEST THE ST TEST TEST THE ST TH THE ST TH THE ST TH
<f1> ne screen shoul ith them. (ote the change a. 7404 (</f1>	s to the default pa	selects Local iar. Adjust the parameters for the parameters for the parameters for the parameters for the parameters and the parameters are the parameters for the parameters for the parameters for the parameters for the parameters are the parameters for the pa	TEST TEST TEST THE ST TEST THE ST TEST THE ST TEST THE ST TEST TEST THE ST TH THE ST TH THE ST TH
<f1> in e screen shoul ith them. fote the change a. 7404 (5-11 b. 74244</f1>	s to the default pa	iar. Adjust the parameters for the parameters that you found necessary	TEST TEST TEST THE ST TEST THE ST TEST THE ST TEST THE ST TEST TEST THE ST TH THE ST TH THE ST TH
<f1> ne screen shoul ith them. (ote the change a. 7404 (54) b. 74244 c. 41256</f1>	s to the default pa	iar. Adjust the parameters for the parameters that you found necessary	are first chip until you are sate of the person of the per
<f1> ne screen shoul ith them. (ote the change a. 7404 (54) b. 74244 c. 41256</f1>	s to the default pa	iar. Adjust the parameters for the parameters that you found necessary	ary for each chip below. South beet with the condition of the condition o
<f1> ne screen shoul ith them. (ote the change a. 7404 (54) b. 74244 c. 41256</f1>	s to the default pa U36) (U37) (U57) 2V10 (DEMO3)	iar. Adjust the parameters for the parameters that you found necessary	are first chip until you are sate of the person of the per

Step 4	Enter the following	keystrokes to store the data	as the first test in a new sequence.
--------	---------------------	------------------------------	--------------------------------------

:KEY

W. R. <ESC><ESC> <F3>

U36 <ENTER>

returns up two menus selects define location, (defn_loc)

names the test you developed for the 7404 as the parameters

for testing location U36

Repeat Steps 2 - 4 of the procedure for each of the chips until all four have been tested and stored as "named locations."

of remail the new collection of the second Step 5 When you have stored the last location end the development of this sequence and লেন্ডেই ব্যৱস্থা prepare the files related to it.

KEY

ACTION

<F4>

H _ _ _ great little go on the first selects END, which stores the named locations you

<ESC>

developed, and compiles the new test sequence exits the Develop mode back to the main menu

- ئاتىياتى ئاتى ئاتىياتى Step 6 Test your newly developed sequence by running it in sequence mode on the demo UUT. There is a second of the second

KEY

<F2>

selects Sequence

<F1>

selects the option to run a sequence

TEST ाती पूर्वा स्थापताचा identifies the sequence to be run, (or type in the name you

<F5>

<ENTER>

selected if it was not TEST) indicates that it is in system memory, not the cartridge

starts the selected sequence

(Proceed through your test like normal to ensure that it works. Then continue as follows.)

<ESC>

__<F5>

<ESC>

exits the run sequence mode

acknowledges that you are deliberately quitting the mode

exits Sequence back to the main menu

Step-7 View the location file (.LOC) that you created.

KEY -

ACTION ---

·---<F3>-

selects Develop mode

<F1>

-<F2>

selects Files selects Edit

TEST

identifies the file to be edited, (or type in the name you selected if it was not TEST)

Step 7 (Continued)

KEY	ACTION	
er ou e unité 🔻		tivot
<f3></f3>	selects Type of file	ı :he
<f3></f3>	selects location file (.LOC) for editing	
<f5></f5>	identifies this file as residing in System men	nory (:SYST)
<enter></enter>	enters the above information	<u> </u>
. Statement Mile America		S. rat. a

Cursor down through the information that was stored as specific parameter changes for the board locations listed. They should match the notes that you made on each in STEP 4. When done, enter the following.

<esc> <esc></esc></esc>	returns to th	node without saving he Develop mode menu	<u>armi an</u> H
 (性質できる からの は は は は は は は は は は は は は は は は は は は	returns to the	he main menu * *	s tioming ig at an . b j serent le . who device .
istic Miller to the following the second of	Covided Covides		N Adjust Pr ents ret fin sholds.
			<u>5 </u>
e ver en	v mill v mill		To gnore no Maying GN for nothe AC
			<u>*</u> . I
त्र के का अंदर्भ के के कि	2(- 5. - 5-14 - 5 18, 18		M an the n which skew problems. So
			oranifors (A.
。			Coloradia Colorada may exh Colorada wiri
			arearc O = 2
APUR PER LE COMPANIE DE LA COMPANIE	44 201		The occurs we want to the state of the control of t

DEVICE LEVEL

The following is excerpted from the Operator Manual, section 2.7, Testing Applications, and explains the use of each adjustment.

Loading Adjustments

When a device drives a high fanout or capacitive load, the signal rise time will be extended. Increasing the FMASK setting will compensate for this. Loading is normally within 50nsecrof the response time for a device. If a greater FMASK is necessary, the user should investigate other causes.

Floating Inputs

Inputs floating or connected to a tristate source will cause an apparent fault when the signals are floating at an indeterminate level between 1 and 0. The DUT and Interface Buffer may see logic 1 at different levels. The best solution is to enable an external gate on a control signal that is active when device inputs are valid.

d. 14 1 4

Note: Adjustments to threshold that may appear to solve the problem are probably not universal. Problems reappear on other boards because different devices have different characteristic thresholds.

Noise

To ignore noise and ringing on the inputs of a device, Threshold may have to be increased. Moving GND lead of the Interface Buffer close to DUT may also assist. Power supply spikes from the AC line input are a particularly difficult form of noise to ignore.

Race

When the inputs to a sequential device (e.g. clock and data) are within a few nanoseconds, the slight skew of the System may cause the RD to clock in wrong data. If this is the cause of problems, you will generally observe failures on all output pins. Try to move Threshold up and down to separate signal edges.

Asynchronous Inputs

An external interrupt or any asynchronous signal acquired by latching with a synchronous board clock may exhibit a race problem if the edges are very close. The latching device in this case is not testable with DRC.

Bus Contention

This occurs when more than one device is enabled on a tristate bus at the same time. Bus drivers such as 74244, 74245 may exhibit this problem. The solution is to gate comparison testing from a signal which indicates valid data. Most microprocessor designs provide this signal on the bus controller chip.

PIN DEF (H, L Status)

H and L status checks are performed with 10K pullup/pulldown resistors in the Interface Buffer. Pullups are present by default to bring unused input pins to a definite state. For an L status check, the pullup is present; for an H status check, a pulldown resistor is switched in.

PIN DEF (F Status)

Use to monitor ungated periodic clock signals.

A Reset is issued with each pin frequency check.

PIN DEF (IGN/COMP)

When a single pin on a device requires a large FMASK, that pin should be ignored while the device is tested a second time with a lower FMASK on the rest of the device.

RESET

Occasionally, a simple Reset fails to duplicate power down reset. Testing can still proceed, except for the few devices with uninitialized registers.

Very rarely, multiple Reset pulses cause such problems as blowing a fuse. The extra pulses used for synchronization may be disabled with the command SYNC_RESET_OFF in the .LOC file of the Sequence. Alternatively, Trigger may be used instead of Reset.

Use of a negative <u>Offset</u> to wait for initialization on a device can be useful in trying to understand the operation of a good board. On a bad board, however, it is susceptible to false failures. Trigger is a more effective initialization parameter in this case.

Use of a positive Offset is recommended for those devices that generate a board's reset so that DRC testing is done during the Reset pulse.

STATE

The state screen shows the pin activity during test and can be a good qualitative indicator of how active a device was.

THRESHOLD

It is recommended to keep Threshold constant and vary FMASK and Gate to make devices pass during Sequence Creation.

Threshold sensitive circuits are subject to board-to-board variations.

On a signal with a long rise time, lowering Threshold can permit a lower FMASK setting and thus a closer comparison on other pins of a device that should not be compared using a larger value for the FMASK.

22 Mar 89

n nagi nagun kingdoluv Langun Qual Low nagasara Ban Charth MacSong ang

CANNOTE STATE

in a la company of the contract of the contrac

Collection is used as a leading pin desput

inisper ook ebu na saji qini ala 17 1921 - Ali ay kirali barseok barsi yi soo

The state of the s

on the second of the second of

on one bank a<u>mbil</u> kumpa ki nag ad ad mand^a yong ta

が、これでは、1950年の1967時では、東京には、 これでは、1970年の1955年では、東京にも

in the section of the state of the section of the s

ر الراج المراجع المراجع

o li serie de la companio del companio del companio de la companio del companio de la companio del companio de la companio del companio de la companio del companio

of a figure of the second of t

na na kanada na majarah na kanada na kan Na kanada n

. 3

e Company

175 เมื่องป

1. 12.00 1. 11. 00.

understalld co. Tr

1001 00


หกับ รถเ


with the


ing gr

15 YEM 1











PAL22V10



- U36- (7404) combinatorial Should pass with a negative Reset Offset of as little as -1, all other settings at default. Alternately, needs increased Finals and probably decreased Threshold. Encourage the use of two tests here. Test 1 is with the slow pin ignored, all class at default settings. Test 2 is with the slow pin tested, all settings such that the slow pin tested, all settings such that the slow pin tested.
- U37 (74244) combinatorial Needs Gats signal. The best test is with Gats set on the EXT signal. (On the Denne UUT, EXT is a combination of four signals, I/O or Memory, Read or Write High is active). Also good to add a gate requirement on the chip trable signals, Be ware - because an increased Frank will hide times that the bus is tri-stated during the power-up self test, increase the TTIME arting to seward seconds. A long enough TTIME and no Gate setting will show that there are times when this compares to it not driving the bus and a compare will fall, but only because of an invalid test. but not needed here.
- US7 (41256) programmable Must insure that both RD and DUT contain the same data. Best way is to set a Trigger for a completed write to the last location in the RAM. Alternately you can use a regarity Reset Offset to allow time for the same to have occured, and invalid wat results will be displayed. To enable a proper Trigger: Word one set all address lines to high (logic I), and write catable to low (logic I).
 Word two set write crashe to high (logic I) and write to RAM as part of it's testing. After the first time the test is run on any one chip, the contents of the RD and DUT will be the same at the beginning of the next test. This will result in your test giving passing results with almost any test parameters at all. Thus, to verify that your test is valid by running your test alternately between US7 and any other chip in the beak. US7 is the Purity chip and should have different contents than the other eight chips, though all nine RAM chips in the row use exactly the same test.
- DEMO3 (PAL22V10) synctronous Needs a Checksum calculated and entered in the RD-Test menu, then only needs adequate Synchronization time usually 3000 is enough. Remember, too much sync time is ok. The test will start as soon as sync is achieved.



resmallsh rown

TING

And the second s

, oil

.

Student Information Form

Please <u>print</u> clearly		
Date:	***************************************	W-444-11-01-01-01-01-01-01-01-01-01-01-01-01-
Name (as you would li	ke it spelled on you	ur Training Certificate):
first	middle	last
Title:		
Technical Back		t seets is
Voc. Tech. School:		
Military Tech. School	ols:	data(a)
		uaie(s)
		date(s)
- 10		date(s)
College:		
		date(s)
		date(s)
Degrees Earned:		date
		dota
		date

Employment		
Company Name:		
Your Mailing Address:		
street		m/s
city	state	zip
area-code Telephone No	A Section of the Sect	et
Name the individual in y	our organization t	to whom ad-
ditional course offerings,	-	
can be sent:		
Name:		
Name: Title: Mailing Address:		
Mailing Address:		The same of the sa
street		m/s -
Su cc.		
city	state	zlp:
area-code Telephone No		
	•	ex.
If you have had prior exp		
systems, (or similar equi		
to this training course,		
your level of involveme activities:	int by entering in	e appropriate
activities.		
	Programmed M	aintained Operated
max and a second		aintained Operated
		aintained Operated
	Programmed M	
Have you had any prior	experience with	other FLUKE
products? If so, pleas	e list the partic	ular products
below:	•	
		
Thank you.		
IIIIIIIK YUU.		-

•	J	٠.		-			1 445
4.1			***		•	شند	
*	٠.	\sim	~~~	13	5 "Y	7	-A. 3
* *				· •	3 3	4 4 4	T44 "

Course Critique


to the instructor after the completic course.					
	· · · · · · · · · · · · · · · · · · ·	The second secon	American Company	r. transition.	المراث وسيسب
Course Title:	e contract to a	The second secon	is well place of the application of the section of	PRIME.	
			*** ** .		三月24年前
Training Location:		The second secon	The state of the s	proceedings of the control of the control of the control of the control of the control of control	and a string of the second of
		*		and the state of	Section of the sectio
	. The second sec	and the second s			MATTER PROPERTY OF THE PARTY OF
	1172	4614	e de la composición		
Date of Completion:	and the second s	angatan sakaran sa Marangan perdapatan	د. مروفتون دوره مرجمها		TRUE TO ME TO THE
	· · · · · · · · · · · · · · · · · · ·			ije i i	
Instructor's Name:	้ะอี-ว ารร์ก็ก็ ติโมก	10-511: 1:12	1.0000.482.4		· 第4章 医第二种
					Control of the state of
your ability. The answers you give very proving the course in the future so continue to provide what you, our needs. Please answer each question as specifically as possible, and provide (for poor) to 10 (for excellent). 1. How close did the training come expectations of the course?	that FLUKE can valued customer, as completely and de a rating from 1	edelle vertice est entente vest baredo vest entente se ellipse en	1970enys 1		
<u></u> .	* · · · · · · · · · · · · · · · · · · ·	acces on the			and the second

	How well did the training you re learning objectives as stated in the rials?	
	<u> </u>	
	· · · · · · · · · · · · · · · · · · ·	Rating:
	How helpful were the workbook vided to you in supporting the le tives?	s and manuals pro
•		:
		Dotings
		Rating:
	How appropriate were the traini UUT, equipment, etc.) in support objectives?	ng aids (overhead
	UUT, equipment, etc.) in support	ng aids (overhead
	UUT, equipment, etc.) in support	ng aids (overhead
	UUT, equipment, etc.) in support	ng aids (overhead
	UUT, equipment, etc.) in support	ng aids (overhead
	UUT, equipment, etc.) in support	ng aids (overhead
	UUT, equipment, etc.) in support objectives? How prepared was the instructor	ng aids (overhead rt of the learning Rating:
	UUT, equipment, etc.) in support objectives?	ng aids (overhead rt of the learning Rating:
	UUT, equipment, etc.) in support objectives? How prepared was the instructor	ng aids (overhead rt of the learning Rating:
	UUT, equipment, etc.) in support objectives? How prepared was the instructor	ng aids (overhead rt of the learning Rating:
	UUT, equipment, etc.) in support objectives? How prepared was the instructor	ng aids (overhead rt of the learning Rating:
	UUT, equipment, etc.) in support objectives? How prepared was the instructor	ng aids (overhead rt of the learning Rating:

How would you evaluate the instructor's prese	enta-	Notes:	•		and North Mark
tion style?				2.1.7	
		· NAVARRA III NAVA	wai.	·	e sa Casa da Samere de La
					e ar garaga da da e propinsi sa g
	· · · · · · · · · · · · · · · · · · ·	, , , , , , , , , , , , , , , , , , , 	 	· •	The same of the sa
Rating:		A 64 miles		eren Till man i man i Till i T	rranger water un
	ر برای در از این از از این از ای	1		A SECTION OF THE SECT	Aller Strangers (Press Television
How well do you feel this course will help you	ı in ma	-h. 3.384	. W W	ingy.	inganin u
performing your job more effectively?	ાંલ				
		AMAGE TO SERVICE AND	Langue de grandante. 1983		Same Park Cale Campaign Comments
			بؤما مانيا		ر ماريس و الا رتش سو
					يا يناف المالية المالية المستوانية
tions or equipment covered in this course? If in what capacity and with what equipment?	tua- 'so,	ole a nigh	រារុ មក:	经规划 锁	
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment?	tua- 'so,	ole a nigh	រារុ មក:	经规划 锁	The state of the s
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment?	tua- 'so,	ole a nigh	រារុ មក:	经规划 锁	
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment?	tua- 'so,	ole a nigh	រារុ មក:	经规划 锁	
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment?	tua- 'so,	ole a nigh	រារុ មក:	经规划 锁	The state of the s
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment?	tua- So,	olz s nigh	រារុ មក:	经规划 锁	
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment?	tua-	olz s nigh		(3.4.1.5) 17. (3.4.5) (4.4.1.5)	
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment? Do you have any suggestions for the improver of the training course that you have not pre-	tua-	ole saggi		(3.4.1.5) 17. (3.4.5) (4.4.1.5)	
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment? Do you have any suggestions for the improver of the training course that you have not pre-	tua-	ole saggi		(3.4.1.5) 17. (3.4.5) (4.4.1.5)	
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment? Do you have any suggestions for the improver of the training course that you have not pre-	tua-	ole saggi		(3.4.5.) 17. (3.4.5.) 18. (4.4.5.) 18. (4.4.	
Have you had previous experience with the sit tions or equipment covered in this course? If in what capacity and with what equipment? Do you have any suggestions for the improver of the training course that you have not pre-	tua-	ole saggi		(3.4.5.) 17. (3.4.5.) 18. (4.4.5.) 18. (4.4.	

FLUKE® Customer Support Services

Thank you.



• . 3701

•

.

MONEY V ST

के अर्थ

Ya 自轉變數 主權 公司 [5]

900 SERIES • SOLUTIONS

DYNAMIC TROUBLESHOOTING

FLUKE

John Fluke Mfg. Co., Inc.

Customer Support Services P.O. Box C9090 MS 239D Everett, Washington 98206 (206) 347 6100 or (800) 44-FLUKE Ext 73

ALERTON PROPERTY

to design to the property of the control of the con

Table of Contents

Section 1	
Introducti	on and Basic Concepts
	FLUKE 900 is Used Where You Now Use an Oscilloscope
	Dynamic Reference Comparison Principle (DRC) 1-3
	Performance Envelope (PE)
	FLUKE 900 Performs Three Types of Test1-5
	Testing is Defined by Parameters
	Programming from a Good Board1-9
	Testing with a Preprogrammed Sequence 1-9
	Paperless Documentation 1-11
	Hands-On Exercise Using the Demo UUT 1-13
•	Step 1
	Step 2
	Questions
	Answers for the Questions in Section 1 1-22
Section 2	
Operating	y Features
:	Vocabulary
	Main Unit Preparation
	The FLUKE 900 Keyboard & Screen2-9
	Manual Mode Menu
	Manual Mode

!	Manual Mode Menu Exercises 2-13
·	File Interrelation
Ç.	Sequence Mode Menu
	Sequence Mode 2-27
	Develop Mode Menu
	Develop Mode
	File Manipulation Exercise 2-35
9.8 V	System Mode Menu
25 July 18 18 18 18 18 18 18 18 18 18 18 18 18	System Mode
3	Answers for the Questions in Section 2 2-38
Section 3	
	n-Circuit Devices
	Digital Device Categories
	Performance Envelope Categories3-5
gin gamula n sent	Test_Cycle
	Reset Pulse
i i i i i i i i i i i i i i i i i i i	Reset Offset
Br	
	Trigger Parameter
•	Trigger Parameter
**************************************	Synchronization Time
Park y second	Synchronization Time
	Synchronization Time 3-11 Gate 3-11 Default Test Cycles 3-13
	Synchronization Time

	Creating a Small Sequence
	Programming a New Sequence
	Checksums
	Synchronization Time
	Using Trigger on Complex LSIs
	Reset Offset Parameter
	Frequency Check
	Summary
	Test Results
	Interpreting Results
	Stuck Signals
	Bus Faults
	Open Traces/Missing Signals
ć	Answers to Questions on Page 3 - 1 3-54
Section 4	
Application	ons A Company of the
•	Board Level
	Device Level
	Loading Adjustments
	Floating Inputs
	Noise
	Race
	Asynchronous Inputs
	Bus Contention

	High Speed Signals 4-13
	Initializing Programmable Devices 4-13
	APPLICATION ADVICE 4-15
	Hands-On Applications Exercises 4-23
•	Fluke 900 Demo UUT and Fault Insertion Board
	Fault Insertion Exercise
Section 5	
Device Li	braries
z - i	Library Format
• • •	Specifying RD/DUT Synchronization 5-5
,	Synchronization Algorithm 5-7
	Synchronization Commands 5-11
¥	Hands-On Exercise
	Specifying RD Test Vectors 5-21
	VERIFYING AND PRINTING RD TEST VECTORS
and the second of the second of	Answer to exercise on page 5-13
Section 6	
Board Te	sting
· · :	Filetypes
. 1	Temporary Files
	Editing Source Files
-	Sequence Enhancement 6-17
	Display

	Functions
	Jump 6-23
	IfThen
	Board Testing Considerations 6-29
	Sequencing Preparation and Assessment 6-29
	Diagnostic Stimulus 6-29
	Verifying that all Devices Pass DRC 6-3
	Adding Signal Condition Tests 6-33
	Structuring the Sequence 6-33
	Adding Operator Screen Messages 6-3
	Compiling the Files 6-3
	Final Verification and Documentation 6-39
	Getting the Most from Your Test Results 6-4
٠	Hands-On Exercise 6-4:
	Sample Log File 6-40
	Synopsis
Appendix A	
Demo UU	T Sequence Listings
-	DEMO.SEQ Listing
	DEMO.LOC Listing
	DEMO.LIB Listing
Appendix B	
Demo UU	T Fault Switches
	Fault No. 1


Table of Contents

Fault No. 2	•	•	•	•	•	•	•		•				•						•		•	•		.]	B-3
Fault No. 3																									
Fault No. 4			•		•	•		•	•	•			•		•	•		•		•	•	•			B-4
Fault No. 5	•		•		•	•		•		•	•	•	•	•	•	•		•	•		•	•			B-4
Fault No. 6	•		•		•	•		•		•		•		•			•		•	•		•		.]	B-4
Fault No. 7	•		•	•	•	•	•	•	•	•	•		•	•			•	•	•			•	•	• 2	B-5
Fault No. 8																								,	R_5

Section 1 Introduction and Basic Concepts

The FLUKE 900 Dynamic Troubleshooter was designed for a repair center environment that has a variety of board types, varying levels of documentation and a range of technical skills. It can be configured relatively quickly to achieve a high level of fault diagnostic accuracy with, or even without, schematics.

The FLUKE 900 is used where you now use an oscilloscope




FLUKE 900 is Used Where You Now Use an Oscilloscope

The basis of the method is to use, as the diagnostic stimulus, the functional go/no-go test that confirms a board is failing. In other words, testing is done in a hot mockup, a system, a standalone micro-based board, or stimulated through a microprocessor emulator pod.

Dynamic Reference Comparison Principle (DRC)

The FLUKE 900 monitors activity without affecting the board under test. While it can isolate faulty devices in their circuit, it does not artificially backdrive devices like other in-circuit testers. Instead, signals are extracted from a suspect IC device with a clip and applied to the input pins of a known good Reference Device (RD) residing in a ZIF (Zero Insertion Force) socket. The two devices are operated in parallel and the output signals of the Device Under Test (DUT) are compared to the RD.



FLUKE 900 performs three types of test:

- Dynamic Reference Comparison
 Test
- Signal Conditions Test
- Out-of-Circuit Device Test

Performance Envelope (PE)

The PE establishes a time and voltage template for the DUT waveforms. It is programmable within 10 ns time resolution (Fault Mask parameter) and 100 mv voltage resolution (Threshold parameter). This is used to mask out the apparent fault due to normal loading on the DUT. Any pin whose signal exceeds the PE will show a failing test result.

FLUKE 900 Performs Three Types of Test

1. Dynamic Reference Comparison Test

- Real time functional comparison on digital devices up to 28 pins.
- All you need is a good Reference Device to be able to test the same IC on a circuit board.

2. Signal Conditions Test

- Measure frequency, logic status, trigger state (like a logic analyzer).
- Permits you to verify presence of critical signals (i.e. clocks, chip selects, etc.) which can shorten board diagnosis.

3. Out-of-Circuit Device Test

- Verifies the functional performance of Reference Devices from a pattern in the system library.
- Full dynamic prescreening of the device in the ZIF socket can be done by clipping on a good functioning device on a board.
- Identify mode matches a generic number to an unknown device.

Testing is defined by Performance Envelope Parameters


Hitting the TEST button results in the following actions:


- RD Check
- Clip Check
- Initialization
- Synchronization
- Status Reporting

Testing is Defined by Parameters

Parameters such as device size, Performance Envelope (Threshold, fault mask), functional type and others, have defined default values that are good for most devices. With the correct parameters set up, you clip onto a suspect device, insert an RD in the ZIF socket, press the test button and read the result. The FLUKE 900 has performed the following steps:

- Verified that the RD is indeed functioning properly
- Verified that the clip is positioned correctly
- Ensured, if necessary, that the proper board activity has initialized the DUT
- Ensured that the RD and DUT are in synchronism before a valid comparison is possible-identified any signal exceeding the expected PE
- Provided status information about DUT pins, including levels, whether signals were active and their frequencies.





Programming from a Good Board

As with most types of ATE equipment, programming setup of the FLUKE 900 is done by "learning" a good board. This is a simple matter of testing all devices to determine the few parameters that must be changed from default values to allow all devices to pass. This now becomes a guided clip troubleshooting procedure stored as a Sequence in a removable memory cartridge. A typical board of 100 ICs will take four to six hours to sequence.

Testing with a Preprogrammed Sequence

A sequence can make an inexperienced test person productive, but it is also intended to complement the skill of any technician. An experienced user's judgement and intuition about a failing board may direct him to a particular area. He can choose to test those few ICs. Either a fault will be located, or we will know where the fault is not, and be directed elsewhere by activity results. (Note: The FLUKE 900 automatically keeps track of devices not yet tested to help narrow down the fault isolation.)

Paperless Documentation


- IC Parameters
- Clipping Order
- Comments
- Results
- Devices not yet tested

Paperless Documentation

The FLUKE 900 automatically keeps track of things when testing with a sequence such as:

- the parameters for each IC and its in-circuit application
- a guided clipping order for the operator
- troubleshooting comments entered previously by a skilled technician to assist less experienced ones
- test results and operator actions
- devices not yet tested to help narrow down the fault isolation

Hands-On Exercise



Hands-On Exercise Using the Demo UUT

Let us proceed to test a combinatorial device (a 7400 NAND gate) on the Demo UUT.

The Demo UUT and FLUKE 900 should be already prepared to begin this exercise. If they are, proceed to Step 1. If not, set up the 900 and kit as follows:

Connect the two ground (G) patch leads to the GND post on the Demo UUT. Two ground leads connected to different ground points on a test board will improve noise immunity where this is a problem.

Connect the Reset lead from Interface Buffer to Demo UUT post. Vcc is not connected here since we will generate a 5V reset pulse internally in the FLUKE 900. Optionally, we could have used Vcc or another onboard voltage to drive the reset to a level required on the board.


Plug the 16 pin test clip into the Interface Buffer.

Step 1

Press manual from the main screen level.

Follow the instruction on the command line of the display and enter a device. Try typing [7] [4] [0] [ENTER].

The screen should look like the one on the facing page.



This combinatorial device is a quadruple 2 input NAND gate. It was recognized by the standard library in the tester and default parameter values displayed. Without clipping on anything, press the TEST button.

Notice how the test will not proceed until a functioning 7400 is properly inserted in the ZIF socket. The RD test is a truth table of test vectors for the Reference Device. For ROMs, a checksum is calculated based on a partial reading of the device. For PALs, a checksum is calculated based on a standard stimulus word to the input pins. RD test gives a high assurance that the Reference Device is functioning correctly.

Take a 7400 from the RD tray, put it into the ZIF socket and clamp the lever into place.


Let's try a test now, without clipping, and observe the clip check pretest results.


Now attach the clip to U14 on the Demo UUT, and after making sure pin 1 on the clip matches pin 1 on the chip, press TEST. If this did not PASS, make sure you are firmly clipped on the DUT.

Now, for the purpose of this exercise reverse the clip so pin 14 contacts pin 1 on the device. Press TEST and observe the result.

Reorient the clip properly and test again. After your second PASS, examine the result in more detail by pressing presults. This graphic depiction appears automatically with a failure; to see this PASS screen the pressed.

The PASS you see should appear similar to the facing frame.





Cursor control keys move the pointer from pin to pin and the reverse video line displays the comparison result followed by three lines of additional information (if enabled under product of the control of the control

- an expected activity: high, low, active or specific frequency
- an actual activity: observed levels or value
- level observed precisely as the test ended.

Step 2

Now press local, then threston. We will change the programmable voltage-one threshold of our Device Under Test from the default 2000 mV to 3200 mV. Press 3 2 0 0 ENTER. Then press TEST.

After a FAIL result, the facing graphic screen is automatically displayed. (Your result may differ slightly.)

Notice that there are two softkeys with the results screens: States and Lord. These show a picture of the activity seen during the test and state at end of test for all pins. The time-to-fault is also shown on the EoT screen.

The results screen hierarchy is shown on the facing frame.

Before proceeding, answer the following questions regarding the Hands-On exercise just completed:

- 1. Why did raising the threshold result in a FAIL?
- 2. Why is the RD Test important?
- 3. How did the Clip Check determine that you reversed the clip?
- 4. How does the Results screen help isolate a problem?

Questions

The following exercises will review and add to the basic concepts of the FLUKE 900 we have just covered in this section.

- 1. Recall that the principal of Dynamic Reference Comparison is to place a known good Reference Device (RD) in the same state as a suspect device (DUT) ensuring synchronism and initialization, and then proceeding to compare the output response of both devices to the same stimulus. Keeping in mind that this requires a functioning board that is failing, which of the following test setup(s) are not appropriate for Dynamic Reference Comparison fault isolation?
 - a. An operating multiboard product with extender cards.
 - b. A go/no go functional tester driving a board through its card edge.
 - c. A microprocessor-based board with an emulator pod testing through the CPU socket.
 - d. A PC option card without a CPU and no mother-board to plug into.
 - e. A single board system with a ROM-based selftest.
- 2. The FLUKE 900 is a tool to troubleshoot digital devices up to 28 pins in size, operating on the board at speeds up to 20 MHz. It captures faults that exceed a defined Performance Envelope by 10 ns and measures frequency on any device pin to 25 MHz. A good indicator of how effective the FLUKE 900 will be on a given circuit board is to see what percentage of the devices fall within the tester's specifications. This is known as coverage. Classify each of the following boards as having high, medium or low coverage:
 - a. Small board with a 120-pin gate array, two 40-pin LSI devices and a small amount of SSI/MSI logic.

- b. A board with half analog devices and half digital devices having less than 28 pins running at 10 MHz.
- c. A board with a 40 MHz clock signal used on one quarter of the devices, then counted down to 10 MHz for use on the remaining devices. All devices have 28 pins or less.
- d. A digital bus-based board with a 20 MHz crystal, three 40 pin LSI's, 20 other devices having 28 pins or less.
- 3. Recall that a sequence is created by learning the profile of a good board and storing a troubleshooting procedure in a cartridge for future use. The three major modes of operation are described below. Which modes would require a greater knowledge of how a test board operates?
 - a. Develop mode is used to create a preprogrammed troubleshooting sequence.
 - b. Sequence mode is used to test a board with a sequence.
 - c. Manual mode is used to test individual devices.

- 4. The FLUKE 900 locates static and timing faults to the node on digital ICs under real time in-circuit conditions. It is not a total solution, but complements other equipment and methods. In the list of the following other diagnostic tools, which could be used after the FLUKE 900 for further fault isolation, and which could be used before?
 - a. Emulator, like a FLUKE 9010, to test in functional blocks around a board's CPU.
 - b. Shorts finder, such as a high resolution ohmmeter, to locate the device pin or trace point holding down a signal.
 - c. Oscilloscope to locate timing or data-dependant faults.
 - d. A junction tester, such as Huntron, for testing passives, discretes.

Answers for the Questions in Section 1

- 1. d. Is the only setup that cannot be tested with Reference Comparison since the test board cannot be operated.
- 2. a. Low
 - b. Medium
 - c. Medium High
 - d. High
- 3. a. Develop mode is best done with knowledge of the board.
 - b. Sequence mode can be executed by less experienced operators.
 - c. Manual mode requires either knowledge of the board, experience with the tester, or both.
- 4. a. Before. Emulator identifies a board area, FLUKE 900 isolates to the node.
 - b. After. Shorts finder will determine if a driving or receiving device is holding down a stuck node.
 - c. Before and after to verify the presence of major signals on the board (i.e. helps in detection of open tracks)
 - d. After to isolate source of fault signals to devices.

Section 2 Operating Features

The FLUKE 900 is ready to use after connecting its component parts, the power line and executing a built-in Selftest. In this Section you will learn the correct way to do this and become familiar with major physical and electrical specifications.

Fluke 900 Terminology

- Main Unit
- Interface Buffer
- Patch Leads
- ZIF Socket
- Signal Monitor
- Cartridge
- RD Tray

Vocabulary

New terms we will use during the course are:

Main Unit The part with the keyboard and display.

Interface Buffer The rectangular pod with two ribbon cable connectors, J1 and J2, used to plug IC clips into. It translates voltage levels on a board into FLUKE 900 internal levels.

Patch Leads The 5 removable black leads that insert into the Interface Buffer and attach to nodes of a test board. GND, EXT, R, V labels mean Ground, External Input, Reset and V_{cc} .

ZIF Socket The socket on the Main Unit that accepts a Reference Device (RD).


Signal Monitor The LEDs around the ZIF socket that display logic status of the RD pins. Also, the offending pin LED remains flashing after a failure is captured. The horizontal row of LEDs identifies the column of numbers that apply to pins of a specific Reference Device.

Cartridge Black plastic pack containing 32K of non-volatile memory storage that inserts into the right side of the Main Unit.

RD Tray A convenient antistatic foam retainer for Reference Devices and Cartridges. One tray per board type tested is recommended.

Main Unit Preparation

- Green Power LED
- Memory & Selftest
- Beep



Main Unit Preparation


To prepare the FLUKE 900 for use, first make sure that the Interface Buffer is plugged into the Main Unit through connectors J1 and J2. They are labelled and keyed and not interchangeable. Connect the power line cord and turn on with the switch on the left side. Observe the following:

- Green power LED illuminated
- Screen reads "Memory Test" followed by a rapid cycle of over 50 hardware tests
- After approximately a minute of Selftest, there is an audible beep and the main menu screen appears.

In normal operation, the most common cause of Selftest failure is powering on with either a Reference Device inserted, a Test Clip on a device or the EXT Patch Cord connected. This causes Selftest to fail, but does no damage to the tester or device.

The function keys of the FLUKE 900 always correspond to a set of key labels printed directly above on the Liquid Crystal Display (LCD). In this instance, the key label corresponds to the function key F2 on the keyboard. Press to ignore the selftest failure or run a Selftest again by simultaneously pressing CNTR and ESC, or by pressing Test and. A true Selftest failure is diagnosed from the hardware test failure number and the rows of 1s and 0s displayed on the screen which represent the tester's signal channels. Service personnel from FLUKE use the debug mode to isolate and repair this type of failure.

Try this yourself by taking a device from your RD tray and placing it in the ZIF socket. Pin 1 of the chip is always in the upper left. Start Selftest by rebooting the system by pressing CNTR ESC. For a true hardware problem, the procedure is to press then to print out a detailed diagnostic result on a printer attached to the serial port. Call an authorized service location for further assistance.




Press to continue with the normal power up screen. You should now see on the screen a System Software revision number. It is associated with the unit's operating features defined in a set of internal ROMs.

Note that **Times** will allow us to proceed with keyboard and file operations, but will not permit actual DUT testing unless Selftest first passes.

Finally, observe a Test Clip which inserts into the Interface Buffer. It is keyed and contains only passive components. Larger clips may be used successfully on smaller components as long as Pin 1 (see label) is properly aligned. For places where the standard 16, 24 and 28 pin clips cannot fit onto tightly packed devices, optional 8, 14, 18 and 20 pin sizes are available.

The five patch leads are for the Ground (2), External Input, Reset and VCC jacks. The use of both ground leads is recommended to minimize noise.



The FLUKE 900 Keyboard & Screen

In the following Section you will become familiar with the use of the keyboard, the screen hierarchy and data entry/manipulation. The keyboard layout is shown to the left with the keys explained in functional groups.

Alphanumeric


Used for data entry, they also print lower case using the Shift key. After pressing for two seconds, the keys repeat.


	e the last character.
SHIFT CE	Deletes the last word entered.
CNTR CE	Deletes the last line entered.
	ninates a line of data. As you will its user inputs into the fields of

Cursor Control

Movement by space, tab field, page and line

SHIFT ←	Move cursor to beginning of line
SHIFT →	Move cursor to end of line
SHIFT	Page up.
CNTR †	Go to top of file
SHIFT	Page down.
CNTR +	Go to bottom of file





Test Execution Keys

The TEST and NEXT keys are used in manual and sequence modes to test and step from device to device. Duplicate keys are located on the Interface Buffer.

Function Keys

Labels for F1 through F5 are found on the bottom line of the display.

ESC Returns control to a previous key level.

ETC Displays additional labels that are present on a current key level.

Manual Mode

The main screen has four function key labels on the bottom of the screen, organized into levels that are linked in a tree structure. The hierarchy of sublevels under the manual key is shown on the left.

Hands-On Exercises Manual Mode

Manual Mode Menu Exercises

1. Match the letter of the function associated with each label from the main menu listed below:

Function


- a. A mode for testing a single device with device number and test parameters to entered by the user.
- b. A mode for setting the tester's configuration for time/date, serial port, audible beep, printer and data logging formats.
- c. A mode for testing a board using preprogrammed troubleshooting prompts.
- d. A mode for creating new sequences and using file utilities including edit, copy, delete and store.


Now press F1 to show the MERUEL Menu. Note that there is an ESC (escape key) on the left and an ETC (etcetera key) on the right of the function keys.

- always returns to the previous higher level menu. For example, pressing it from manual mode returns to the Main Menu.
- ETC always displays additional labels from the same menu level.

Main Menu

- 1. manual
- 2. Sequence
- 3. Develop
- 4. system





Manual mode allows you to test a device while varying parameters for general testing, such as the test duration, and specific parameters unique to the DUT, such as the Performance Envelope. Additional features include the ability to measure frequency and display or record test results.

To specify a device to test, type in the generic number followed by ENTER. Try this for a 7400. Notice the test parameters listed on the screen and the LED near the ZIF socket defining a 14 pin device (opposite page).

2. Press to show the test parameter menu. It has two lines of labels. The upper half of the screen has parameters and values corresponding to function key labels (opposite page).

Try the following matchup, and as a class, experiment with changing each parameter (1) through (10). Note that you must press ENTER after changing any setting to confirm the change.

Definition

- a. Issues a pulse on the patch cord labeled R to force a device to a known state before testing.
- b. Defines a length of time that a DUT will be compared to the RD before a pass result is given.
- c. Defines a voltage level, above which is logic 1 and below which is logic 0.
- d. Defines how close to compare the output signals of DUT and RD.
- e. Defines a logic state word on the DUT that selectively masks out normally occurring indeterminate DUT conditions.
- f. Defines a time that the tester will try to synchronize DUT and RD into the same state before testing.
- g. Allows user to disable or re-enable comparison testing on each pin of a device.
- h. Specifies the number of pins on the DUT.
- i. Defines logic state words on the DUT pins that trigger the start of test.
- j. Allows testing of devices that are weaker than the RD specification of 1 LS load.

Local Menu

- 1. t_time
- 2. filmask
- 3. thread
- 4. Pin_def
- 5. reset
- 6. SIZE
- 7. Stime
- 8. trisser
- 9. sate
- 10. rd_dry

Operating Features

The size parameter can be used to specify a device instead of entering the generic number. For example, by entering 14 for size with standard power pins, the tester is configured the same as when we previously entered 7400. Standard power pins are taken as 7 & 14 in this case but you can optionally specify other pins by entering 14 NSTD for the size.

It is useful to think of the test parameters in categories:

Initialization of DUT and RD



DUT Functionality



defines how close to compare defines logic 1 defines how long to test ignores specified pins masks out specified states and ignores them.

A third category relates to the signals between devices:

Circuit Conditions

pin_definition of active, high, low and a specified frequency of observed signals

trigger and gate detection of multichannel signal events.

We will return to discuss these parameters in detail later.

3. Now press ESC manual to show the Manual menu and match up the definition and label columns below:


Definition

- a. General purpose counter to measure signals on any pin or External Input patch lead.
- b. Change test parameters for a specific device from their default values.
- c. Change default values of test parameters for all devices.
- d. Display picture of device with test results highlighted.
- e. Permits user comments to be entered from the keyboard (e.g. "U48 replaced")
- f. Permits testing or identifying reference device in the ZIF socket.
- g. Creates a file or printout of test results and operator activities.
- h. Enables/disables the Vcc-Gnd check for clip orientation.
- 4. Select from the manual mode menu screen. Select pins 1 through 8 and clip U91. Observe the different frequencies on the various pins. Press ESC to back-up to the manual menu.
- 5. Select at random one of the 14- or 16-pin ICs from the foam block containing all of the RDs. Insert the chip into the ZIF socket and press etc followed by rates. Answer the prompt(s) depending on the selected chip size and proceed to identify your "unknown" chip.

Manual Menu

- 1. Nocal
- 2. Salobal
- 3. Free
- 4. results
- 5. comment
- 6. 109
- 7. rd_test
- 8. Clip.chk

Let's return to the Main Menu. The usual method is to press ESC to return up the screen hierarchy. Another way to go directly to the main level from any mode and reinitialize parameters to default is to press, simultaneously, SHIFT and ESC. (Note: No stored memory files are lost, unlike CNTR ESC which clears memory through Selftest.) Press SHIFT (ESC) at this time.




File Interrelation

Notice the filenames in the opposite frame have upper case extenders (A.SEQ, A.LOC, and A.LIB) as opposed to the lower-case extenders shown on the display. The difference between upper-case and lower-case extenders is the former belongs to the ASCII source file and the latter belongs to its compressed and compiled counterpart. Only the upper-case source files are user-readable and alterable.

Note that a single .LOC file may be used in several .SEQ files to test the same devices in a different order for troubleshooting purposes. In this case, the first line of the display would show a different .seq name from the .loc name.

Observe in the file diagram the user-generated library file ALIB containing the device named PAL1. This can be a very convenient way to cross-reference devices with custom part numbers to their standard device equivalents.



Sequence Mode

We will now examine a preprogrammed sequence and do some simple file manipulation with the Cartridge. The Sequence mode menu tree is shown at the left.

First, insert the black cartridge with its label facing up into the right side slot of the FLUKE 900. Press from the Main Menu screen and observe the new menu that gives two choices:

list_seq

Provides a directory of sequences on cartridge.


run_seq

Will step an operator through testing a board.

```
DEMO.seq:CART
DEMO1.seq:SYST
Free Cartridge Space: 12.5 Kbytes
Directory Completed 12:38

run_seq list_seq

ESC F1 F2 F3 F4 F5 ETC
```





Proceed to list the sequences on the cartridge. The sequence for the Demo UUT appears as:

Now press and an explanation of the format appears. Simply respond to the prompt

by typing

The series of screens so far should appear as shown on the left and the resulting screen on the next page.






Press the NEXT key five or six times and observe how a sequence prompts you to test a series of devices and follow instructions. Now press U2 ENTER on the keyboard. Notice how the display changes to prepare for testing U2. This illustrates that a sequence is only a nominal order of devices for troubleshooting. An experienced user will want to override this to go directly to the devices he suspects on a failing board. You can decide how you want to use the system:

- 1. Follow a preordered sequence.
- 2. Jump around according to observed failure mode.
- Break up a single sequence into several smaller ones according to board functions and failure modes.

Note that the sequence name appears twice on the first line. This is because a sequence is really a combination of two files:

- 1. Location (.loc) file which is a listing of each board location (e.g. U2) with its associated device and local parameters.
- Sequence (.seq) file which is an ordered list of the device locations for troubleshooting plus added comments.



dir
delete
edit
recover
cart
verify
backup
fix
up_load
format

Develop Mode

At this point, let's exit the sequence run mode by pressing the ESC key. You will have to confirm that you wish to exit the sequence mode by pressing SESC again to return to the Main Menu.

We will now briefly cover the sub-menu under as shown in the frame opposite. Full operation will be described in greater detail later.

develor has the following sub-menu:

files

Edit, copy, delete and perform other file utilities.

new_seq

Generate new sequence files.

rd_lib

Create and run test pattern vectors on the RD ZIF socket.

The following are the main functions that can be accessed from #11@5 level:

dir

Provides directory of files in the cartridge and system memory (i.e. :CART, :SYST)..

edit

Create and/or modify source files. Source files have uppercase extensions (e.g. .SEQ, .LOC, .LIB, .LOG, .LST)..

compile

Convert source files (.SEQ, .LOC and .LIB) into FLUKE 900 executable format. The file produced has the same name and device as the source file, but has a lower case extension (.seq, .loc, .lib).

Print

Print source files (.SEQ, LOC, .LIB, .LOG, .LST) through the RS232C port. The print file format, such as page width and height, and the RS232C communication standard are specified through system mode.

COPS

Create a duplicate of the specified file. Both upper case and lower case files can be copied.

ur_load

Copy the specified file to the RS232C port, in order to store it for future retrieval on another device, such as a PC. Unlike the command, no formatting of the file data takes place.

dn_load

Copy the data input through the RS232C port into a specified file. This is used to retrieve files previously stored or generated on an external device such as a PC.

delete

Delete the specified file from the cartridge or system memory. Deleted files can be recovered as long as memory space on the device permits, via the recovered command.

recover

Recover a previously deleted file.

cart

Access the following four cartridge utilities:

verify

Check out cartridge data integrity. Weriful is a non-destructive operation.

backup

Create a duplicate cartridge. The backup com-

mand formats the destination cartridge prior to writing on it.

fix

Fix any damaged (hidden) files that were corrupted during writing to the cartridge. This could occur if the FLUKE 900 is accidentally powered down during a cartridge access function, or a LOG file was left open.

format

Format the data cartridge. This is a destructive operation that will permanently remove all files from the cartridge.

NOTE: The cartridges have an ON/OFF write protect switch on them. It is recommended that the switch be left in the ON position at all times when data is *not* being written into the cartridge.


File Manipulation Exercise

With a cartridge in place, list the contents of the cartridge with the softkey. Next, copy the contents of the cartridge to System Memory with the command and list the contents of System Memory to confirm the transfer took place.

Delete one or all of the files from System Memory.

Use the recover softkey to "undelete" one or all of the files previously deleted.

Lastly, make a copy of the ROM cartridge to Non-Volatile RAM cartridge using the DECKUP softkey.



- time&dat
- rs232c
- sound
- printer
- conf_log
- debug

System Mode

The menu below system relates to tester configuration and has the menu tree on the facing page.

time&dat

Sets the time and date displayed on the status line and test result log

rs232c

Sets the communication port baud rate and protocol

sound

Sets the audible beep to off, low or high

printer

Sets the format to be used when printing source file via the printing command

conf_los

Defines up to five different log format files, which determine what type of test results will be stored into the user-selected log file

debue

Used to initiate the Selftest procedure.

The system parameters are stored in a battery-backedup RAM in the main unit and therefore are retained during power down. At this point, if you wish, change the time/date and sound parameters of your FLUKE 900.

Answers for the Questions in Section 2

- 1. a. manual
 - b. system
 - c. sequence
 - d. develop
- 2. a. reset
 - b. t time
 - c. thrsld
 - d. f mask
 - e. gate
 - f. s time
 - g. pin_def
 - h. size
 - i. trigger
 - j. rd_drv
- 3. a. freq
 - b. local
 - c. global
 - d. results
 - e. comment
 - f. rd_test
 - g. log
 - h. clip_chk

Section 3 Testing In-Circuit Devices

- Combinatorial
 NAND Gates
 Bus Drivers
- Synchronous
 Up/Down Counters
 J-K Flip-Flops
- Programmable UARTs RAM

ROM
4-bit Counter
Shift Register
Interrupt Controller

Digital Device Categories

For the purpose of comparison testing, digital devices are classified into three groups as follows:

1. COMBINATORIAL

Those devices whose output pins reflect immediately the conditions on the input pins. They have no internal memory, but may have tristate output pins (e.g. NAND gate, Bus Driver).

2. SYNCHRONOUS

Devices with internal memory whose state can be observed or inferred from an output pin. They always have a clock input line (e.g. up/down counter, J-K Flip Flop).

3. PROGRAMMABLE

Devices that require data to be written into them before outputs are valid (e.g. UART, RAM). In general, these devices have internal hidden memory states.

Which categories would these devices fall into?

- ROM
- 4-bit counter
- Shift register
- Interrupt Controller (answers at end of chapter)

3-3

Performance Envelope Categories

- 1. Parameters for defining a device
- 2. Parameters for initializing RD and DUT to the same state
- 3. Parameters of the Performance Envelope

Performance Envelope Categories

It is important to know what category a certain device falls into so that the proper test parameters may be set. Recall that the submenu below local was a series of Performance Envelope parameters (Figure 4, etc.). We can put them into three groups as follows:

1. Parameters for defining a device:

IC or chip name (i.e. 7400)
size (number of pins)
rd drv (reference device ability to drive 1 LS load).

Most devices and associated parameters are predefined.

2. Parameters for initializing RD and DUT to the same state:

reset a board. Pulse duration and offset from the comparison time may be set.)

devices. All synchronous and some programmable devices use this.)

defined state appears on DUT)

3. Parameters of the Performance Envelope:


(Test Time defines the duration of comparison)


F_Mask (Fault Mask defines how close to compare RD and DUT)

Threshold defines logic 1 level)

DUT pins to be ignored).

(enables and disables comparison from user-defined valid state).






Test Cycle


Let us draw a timing diagram of what happens after you clip onto a DUT and press TEST. It is known as a test cycle diagram shown on the facing frame.

Notice that Clip Check and RD Test are performed first. This always occurs (unless related or clip check are off) so we will omit showing it in further test cycle diagrams. For the purposes of the Time-to-Fault value in the test result, it is measured from the start of the comparison (t=0).

Reset Pulse

For most boards and DUTs, a reset pulse is chosen as the main initialization parameter.







Reset Offset

The Reset pulse has a definable duration (100 ms by default) and a polarity which can be positive or negative. The pulse may also be shifted relative to the start of comparison by assigning a value to the parameter. Shown in the example to the left is a negative offset (e.g. -30 ms).

This time margin after Reset, during which comparison is inhibited, is used for certain programmable devices which must be initialized by onboard activity.

Shown in the following frame is a positive offset. This test cycle is used only for devices that must be compared during the reset pulse itself (e.g. the board's reset circuit).





Trigger Parameter

Comparison may also be offset for initialization purposes using the thissen parameter.

Trigger effectively offsets comparison until two specified logic state events appear on the DUT pins or the EXT patch lead.

Synchronization Time

When the same parameter is enabled, multiple resets are issued while library-resident synchronizing methods are executed.

enough for the DUT and RD to be put into the same state. Various techniques are employed during which fall into two classes:

Method 1:


For an active DUT, specified signal activity is checked that would guarantee DUT and RD to be synchronized (e.g. pulse on Clear pin)


Method 2:


For an inactive DUT, the RD is separately stimulated through all its states until its output pins match the DUT.

Gate

During the comparison interval for all the test cycles, the parameter can selectively enable or disable comparison based on a specified state of the DUT pins and the EXT patch lead. This has applications for defining a window of valid activity on some bus devices.







Default Test Cycles


Recall that devices fall into three general categories:

- Combinatoriai
- Synchronous clocked IC's without unknown states
- Programmable clocked IC's with unknown states.

When a device is selected by generic number, the resident library information sets up the appropriate test cycle. Match the test cycles (A, B, or C) on the opposite page with the type of device below:

Synchronous:	
Programmable:	
Combinatorial:	

Library Test Cycle definitions may be expanded by the user as will be shown in Section 5.




User Definable Test Cycles

Variations in test cycle from the library default settings are usually only necessary for some programmable devices because of their special application in a circuit.

The parameters stime, trisser and reset of fact are for adjusting the test cycle. They are also the main setup parameters for programmable devices not found in the standard library. Consider, as an example, an 8259 Interrupt Controller which must receive command word data to define its mode of operation. Prior to this, the pins are indeterminate and unable to be compared. Three ways to mask out this indeterminate period are:

- 1. s.t. 1 me enabled while checking for the occurrence of command word initialization. This is normally part of the library data.
- 2. Stribber set to start comparison after the occurrence of command word initilization.
- 3. See to a negative value sufficient to allow board activity to initialize the 8259. This is the simplest to specify but potentially misleading for boards that are inoperative.

The time-to-fault reading is measured from the start of comparison, which is also the trigger point when this parameter is enabled. Some advice on applications to microprocessor-based boards is appropriate here. Since there are a number of clock cycles that make up an instruction, the micro will take a slightly different amount of time to reset, depending upon when the pulse edge occurs. The time-to-fault will only be consistently repeatable if it is measured from an EXT trigger attached to the processor Reset Out or Memory Read signal.



Hands-On Exercises Using the Demo UUT

Let us proceed to test some combinatorial, synchronous and programmable devices on the Demo UUT. We will try a couple of devices in manual mode and then continue under develop new season mode to store our parameter settings in a cartridge sequence.

Prepare the Demo UUT and FLUKE 900 to begin testing individual devices.

Put the FLUKE 900 into manual mode.


Connect the two ground (G) patch leads to the GND post on the Demo UUT. Two ground leads connected to different ground points on a test board will improve noise immunity where this is a problem.

Connect the R lead from Interface Buffer to Demo UUT Reset post. V is not connected here since we will generate a 5V reset pulse internally in the FLUKE 900. Optionally, we could have used Vcc or another onboard voltage to drive the reset to a level required on the board.

Plug the 16 pin test clip into the Interface Buffer.

Press manual from the main screen level.

Follow the instruction on the command line of the display and enter a device. Try typing 7 4 0 0 ENTER.



This combinatorial device is a quadruple 2 input NAND gate. It was recognized by the standard library in the tester and default parameter values displayed. Without clipping on anything, press the TEST button.

Notice how the test will not proceed until a functioning 7400 is properly inserted in the ZIF socket. The RD test is a truth table of test vectors for the Reference Device. For ROMS, a checksum is calculated based on a partial reading of the device. For PALS, a checksum is calculated based on a standard stimulus word to the input pins. RD test gives a high assurance that the Reference Device is functioning correctly.

Take a 7400 from the RD tray, put it into the ZIF socket and clamp the lever into place.

Let's try a test now, without clipping, and observe the clip check pretest results.


Attach the clip to U14 on the Demo UUT, however, for the purpose of this exercise *reverse* the clip so pin 14 contacts pin 1 on the device. Press TEST and observe the result.


Reorient the clip properly and try again.

Our first test result!

(Note: If this did not PASS, make sure you are firmly clipped on the DUT.)

After a PASS, examine the result in more detail by pressing presults. This graphic depiction appears automatically with a failure. The PASS you see should appear similar to the facing frame.






Cursor control keys move the pointer from pin to pin and the reverse-highlighted line displays the comparison result followed by three lines of additional information (if enabled under product).


- an expected activity: high, low, active or specific frequency
- an actual activity: observed levels or value
- level observed precisely as the test ended.

After a FAIL result, the facing graphic screen is automatically displayed.

Notice that there are two softkeys with the results screens: and and the show a picture of the activity seen during the test and state at end of test for all pins. The time-to-fault is also shown on the EoT screen.

The results screen hierarchy is shown on the facing frame.





Activity Profile

You can learn the activity profile of a good device by pressing state after a test result and saving the status of any pin(s) you wish. Be certain to press to exit this mode to confirm all the pin saves. (Note: If ESC is used, the pin status will not be saved.)

The state screen appears on the facing frame.

The "save_pin" feature is a convenient way to define the pin status from your observation of a good device, but it can also be done using the local parameter parameter with this more comprehensive parameter you can program further expected results for a pin:

```
i shore = disable comparison


compare = enable comparison


pin has to be active

pin has to be always low (logic 0)

pin has to be always high (logic 1)

pin has to have the user defined frequency, +/- the specified tolerance
```







Now, let's change some testing parameters. Press to display the two menus shown opposite. (Pressing ETC displays the second set of parameters.)

What happens when you raise threshold to 3000 mV? (Press and type 3000 ENTER at the prompt. Then press (TEST))

Press [ESC], then expand finals until the DUT passes at the new threshold.

Try a few other parameter changes to familiarize yourself with the procedure. For example, ignore a failing pin with the PID Get key and set test time (Extended) to continuous (remember to press ENTER) after the t time value).





Let us examine the RD Test for this device that is done automatically every time you press TEST. From the Manual Mode (as indiated on the status line, press ETC) to bring up the Test key.

You may test a 7400 in the ZIF socket by pressing pressing or disable the automatic RD Test by pressing pressin

Next, we will use the frequency counter feature to monitor the clock generator chip located at U91 on the board. From the manual mode, select the frequency option from and clip onto U91. We can specify the pins we wish to monitor using SPACE as a separator and ENTER as a line terminator or specify a range using the key. For example, to monitor pins 2,3,4,5,6,7,8,9,10 of U91 and the external lead T, enter and the resultant screen will appear similar to the format shown opposite.

The cursor control keys will scroll the screen to show further pins.

Additionally, pressing detail provides pulse width and duty cycle information on the signal characteristics. The potential option must be selected to reliably measure below 100 Hz. Normally, after .01 seconds of inactivity, the counter will time out and assume there is no signal on the pin. With the potential option selected, a key designated appears, allowing you to manually move the frequency counter to another pin if it is stuck monitoring an inactive pin.

Demo UUT Kit

U14 7400

U2 8288

FU3 PAL22V10

U62 8259

U91 an analog/digital oscillator chip

- 1. Start new sequence.
- 2. Change global parameters, if necessary.
- 3. Define IC and local parameters, if necessary.
- 4. Define location (repeat steps 3 & 4 for each device.
- 5. Terminate sequence creation.

Creating a Small Sequence


Testing a board with a sequence is a way of storing all the parameters available in manual mode for each device and arranging them in an order that is a sensible troubleshooting method. A sequence complements the skill of a user by providing a standard troubleshooting order and allowing him to jump out of the prescribed order if he wants to verify his hunches about where the fault is.

As an example, let us take five devices, ensure the parameters will allow them to pass on the good board (Demo UUT) and store the procedure as a cartridge sequence. The devices are:

U14	7400	a simple combinatorial NAND gate
U2	8288	a complex "combinatorial"
		Bus Controller
FU3	PAL22V10	a synchronous registered PAL
		(custom device located on
		Fault daughterboard)
U62	8259	a programmable Interrupt Controller
U91	8284	an analog/digital oscillator chip

The procedure consists of five steps, beginning and finishing with the main menu:

- 1. Start new sequence.
- 2. Change global parameters, if necessary.
- 3. Define IC and local parameters, if necessary.
- 4. Define location (repeat 3, 4 for each device).
- 5. Terminate sequence creation.





Flow Diagram of New Sequence Procedure

Programming a New Sequence

The flow diagram on the opposite page shows the steps required to program a new sequence.

Proceed with the keystrokes shown in the flow chart and enter the name TEST1, with a destination specified as cartridge (ensure your cartridge is inserted with the write protect switch Off). Your screen should appear as on the following page before you press [ENTER].






Note that, when naming your sequence, you have the option to select the global parameters from another sequence with the lose let key. Recall that globals are parameters that will apply to every device in the sequence. If you are creating several sequences for different parts of a board, this is a convenient way to define standard test times, reset, etc., among the multiple sequences.


By not pressing we have chosen the System's standard default global parameters. Adjust our global parameters now to have a test time of 5000 ms. The key sequence is:



You can see the same keystrokes from the flow chart and we will refer to it in subsequent examples.

Follow the flow chart to define our first IC, verify that it passes on the Demo UUT board and define its location as U14 using The Location. The screen appears as on the facing frame while doing this.






Two key labels appear that are not shown in the flow chart. One is display, a short form of "display locations". You may press this at any time to examine the device locations defined so far in your sequence. The locations are ordered left to right, line by line on the screen and may be scrolled with the cursor control keys. [ESC] returns to the previous screen.

The other key label is Save file. This key performs a quick storage of your current temporary file (TEST1.nsg) to the destination you chose when you named it. Normally this would be the cartridge and, by frequently saving your work-in-progress, you will have a backup copy if you are interrupted by a power loss. Each time you save in this manner, the old file copy is overwritten, so you always have only the most recent copy.

Proceed to add the second device to the sequence, the 8288 located at U2. Note that manual must be pressed for each new device type and definition for each separate physical device.

Now define the custom PAL22V10 (labelled DEMO3) located at UF3 on the Fault Insertion Board by pressing manual and entering the device generic number. The FLUKE 900 only recognizes that it is a 24 pin device without any RD test or special test cycle parameters prestored. Place a Reference Device in the socket and we will generate an RD test from the standard PAL RD test vectors. Select RD test by first pressing [ETC], then rd_test .

Press Pritarium and a checksum is generated which doesn't vet match the expected value. Press and enter the new checksum. Running the RD test should now give a RD test Passed result.



Checksums

Note that all combinatorial and many sequential PALs will produce a unique checksum value. Complex PALs may, however, produce multiple checksums. The only recourse to create a consistent RD Test is to write explicit RD Test Vectors based on a knowledge of the PAL. RD Test generation is covered later in this course.


Synchronization Time


Now we must define the test cycle for this custom device. We don't know its function, but it is a sequential PAL with output pins driven by registers. This will require a synchronization interval (STIPE) to allow the DUT and RD to cycle through to the same initial state.

Try testing, first with S_IIIIE off, then with set to 5000 ms.

The test cycle for this device is shown on the facing page.

Remember to press definition to save the RD test and test cycle parameters.





Using Trigger on Complex LSIs

Let's look at testing a complex LSI, the 8259 Interrupt Controller located at U62. This is a programmable device which must receive mode control data from the CPU before it has valid output signals. Selecting this from library memory by its number 8259 will bring a setting for the test cycle that includes an enabled (with synchronization method 1). Ensure that signals is off and we will make sure we have a trigger setting that works instead.

We are going to use trigger to ensure that the 8259 has been initialized. From the Intel Datasheet it states that the condition for an initial command word is

during a write cycle:


$$CS (pin 1) = 0, WR (pin 2) = 0.$$


The second command word has

We want to trigger the start of comparison on these conditions. Set trigger by pressing the local parameter mode to specify the two 28 bit words.

Using cursor control arrows, move the cursor to the four respective pin number positions and press o, o o x, as desired.

Now press and we have enabled a trigger on command word initialization.






Press TEST. An apparent failure occurs on pin 16 because this is an optional output that is not initialized or used on the board. Choose to ignore it with the Einstern key. Observe a graphic depiction of the IC. Use cursor control keys to point to pin 16 and then press the Einstern key. Note that any pin can be specified to require high or low levels, activity or a frequency value as we discussed previously.

In addition, many LSIs on a bus will require a slightly larger setting of 40 or 50 ns as is the case here.

Press TEST again. The Test Cycle is shown opposite.




Reset Offset Parameter

Another way to initialize programmable devices of which we have little or no information about is to use the parameter instead of parameter instead of trigger. To illustrate, turn trigger off (it can be re-enabled by entering the trigger level and pressing end).

Now assign a value of -100 ms to the parameter found after pressing preset. When testing with this setting, the test cycle looks like the facing frame.

Note that the second is a preferable initialization technique because a dead board will always result in a Fail test result for the 8259 even if it is good. Confirm this for yourself by pressing Fault Key 2 on the UUT to ground the Reset before testing. Disable offset, reenable the trigger and try this again to compare results.



Frequency Check


Finally, we will test the 8284 at U91. Recall that this is a clock generator chip with an analog crystal input. Since we cannot compare this type of DUT to a reference device, we will, instead, define the frequencies of its output pins. The first step is to define the size of the IC. Press:


Second, disable comparison on all pins, disable and set the frequency check as follows:

pin 2 - 2.386 MHz, 1% tolerance pin 8 - 4.773 MHz, 1% tolerance

Note that, to do this, you press the cursor to point to each pin. Repeatedly press until you are prompted to enter a frequency value. After specifying all the frequency checks, define the device location as U91.

Up to this point, you have created a temporary sequence file in the tester's working memory. You may also have stored a backup copy in the cartridge if you pressed the save file key. The file contains our five devices in the order they were entered and with the necessary parameter adjustments to make them pass on a good working board. Press to terminate this initial sequence creation and notice the automatic generation of sequence source and compiled files.





Results Menu Tree

Summary

We have created a small five-device sequence named TESTI on the cartridge which includes a variety of simple and complex devices. We verified on a good board, by trial and error, that the parameters were set so each device passed.


Some apparent failures were corrected with parameter adjustments. Now we could test these same devices on a bad board for actual faults.


Test Results

- 1. "Flatest failed..." appears on the status line when no RD, the wrong RD or a faulty RD is inserted in the socket. Failing to lower the contact clamping lever will also produce this message. (Severely shorted RDs produce the message "Excessive RD current.".
- 2. "No clip inserted" and

 "Clip Size incorrect" are operator
 alerts that cannot be overridden by turning Clip
 Check off. "Vcc-GMU check failed"
 and "Mo Signals from clip "indicate a wrongly oriented clip or lack of power to
 the DUT.
- 3. "Test sported" appears when TEST is pressed again to stop the test cycle before comparison begins.
- 4. "Pass..." indicates DUT within Performance Envelope
 - "Pass..." on the status line indicates that the DUT did not exhibit a fault and any specified signal conditions were satisfied. Press to show a detailed view.

The cursor control arrow keys are used to point to a pin of interest as highlighted in the status line. Expected preprogrammed conditions are listed as "Exp:", actual results are listed as






"Result:", and the state of the pin at the end of test is listed as "State a EoT:". A complete snapshot of all pin signal conditions during the test is viewed by pressing Etate.


A complete snapshot of all pin states at the end of test can be viewed by pressing Fill. Note that from the state submode you can change expected signal conditions using Fill defin, the same parameter accessible from Local Mode. Alternatively, it is possible to assign actually observed H, L or A conditions to each pin using

5. "FALL..." indicates DUT exceeded Performance Envelope

The graphic results screen then appears along with "FAIL" in large letters when the DUT failed comparison as defined by the PE parameters. The failed pins are shown in reverse highlight and are flashing on the signal monitor.

As with the Fish screen, snapshots may be viewed of all pin activity and state at end of test. Also shown is the "Time to Fault:" as measured from the start of comparison testing, with an accuracy of 40 ns or within the last digit shown (for ms, s). Note that most processor-based boards respond slightly differently each time to a reset pulse. Therefore, time-to-fault readings will only be consistent if an external trigger is connected to the processor Reset Out or Memory Read signal (i.e. first op code fetch).





6. Fail Conditions - Operator Interpretation

The graphic results screen appears along with "Fail Conditions" when the DUT passed comparison but specified signal conditions were missing. These are indicated by letters (H,L,A,F) adjacent to the pins concerned.

Depending on whether the pins are input or output and how they were programmed, it may indicate a faulty DUT or be a backtracing indicator. Snapshots may be viewed of pin activity with

state and EoT

7. Unable

to Test - Operator Intervention

There are four conditions that will cause this message without ever doing a comparison test of the DUT.

a "Failed to synchronize"

Board activity is not sufficient to initialize DUT. Look elsewhere for the source of the problem.

b. "Trisser did not occur", or "Tris W1 did not occur", or "Tris W2 did not occur".


Specified initialization trigger is not present.


c. "Gate did not occur"

Specified valid gate did not occur.

d."Synchronization timeout"

setting is too small for the specified sync vectors (Refer to Section 5)





Interpreting Results

When verifying that a device is really failing and not just slightly exceeding a very tight setting, care should be taken not to mask out all activity with a large formask. For example, with formask = 200 ns, any pulse (good or faulty) smaller than this will be ignored on an output pin.

Stuck Signals

Refer to the illustration on the opposite page.

Both of these fault modes appear as "U1 FAIL, U2 PASS". Often a shorts finder ohmmeter will locate which is the offending current-sinking pin. In practice, it is found that U1 is faulty most of the time, so this should be the first choice for rework replacement.

Bus Faults

A failing device A will cause a fault on common node C and make device B also appear faulty. The only way to determine which one is holding down the bus is to use a shorts finder or high resolution DVM.

Note that if selection circuit D is failing and causing A and B to appear together on node C, the Timeto-Fault will be lowest for D since it fails first and improperly selects A and B.

Open Traces/Missing Signals

Active signals may be monitored using the activity check. It is recommended this be done for signals originating off the board and clock and enabling signals to each device. Key signals that are missing point to a problem with a prior sourcing device or the interconnection.

Answers to Questions on Page 3 - 1

- 1. ROM is treated as a "combinatorial device" since the inputs (address lines) cause an immediate repeatable state on the outputs (data lines).
- 2. Counter is a "synchronous device" since its internal states are observable from the output pins.
- 3. Shift Register is a "synchronous device" if it has a clear or parallel load line since they will allow us to infer the internal states. In addition, for an eight-bit shift register, we can infer its internal states after observing eight Serial In pulses.
- 4. Interrupt Controller is a "programmable device" since it has many hidden registers and requires a command word to be written to it before its outputs are valid.

Section 4 Applications

In this section we will cover some basic application examples and considerations. The Demo listings referred to in some examples are found in Appendix A.

Board Level Considerations

Board Level

The general rule for making a troubleshooting sequence is to automate the common sense techniques used in manual troubleshooting. This usually involves testing for critical signals and devices first and following the flow of signals through a board. On a microprocessor-based board, critical signals include CLK, RESET, HLT and bus control signals. One approach to such a board is to check first for the presence of these signals with condition tests (e.g. freq, H, L, Active states) and then proceed with DRC testing. Alternatively, the devices responsible for clocking and control signals can be given a first priority in the sequence. On a multiprocessor board, the area of the master CPU is normally tested first.

Bus structured board testing proceeds from the bus outwards. Often, by merely testing 20-pin devices first, this is achieved. Twenty pins is the size of drivers, transceivers and latches. For nonprocessor cards, testing proceeds from the card edge through the board. Note that any sequence is only a nominal troubleshooting order that the user can override to shorten the process. He may want to focus initially on failure-prone areas or verify diagnostic messages from a functional test.

The diagnostic stimulus should be chosen to provide maximum activity. Ideally it can be repeatedly induced by resetting the board, or in the case of a multicard system, resetting the main board. Very occasionally, a reset will not effect a restart or multiple reset pulses cannot be handled by a board. Testing can still proceed under partial reset conditions except for certain programmable devices or RAM that may not be initialized. In some cases, it may be better to use the External Trigger instead of Reset to start DRC testing from a signal indicating start of diagnostics.


Device Level Considerations


- reclip and retest to confirm the failure
- press to see if the failing pin is active or stuck
- press to see if elapsed time to fault is consistent
- increase FMASK to check the hardness of the fault
- for a bus device, test a few others on the bus before concluding which one is bad.

Device Level

When a failure is detected, there are a number of things that may be done to give more insight about the device:

- · reclip and retest to confirm the failure
- press state to see if the failing pin is active or stuck
- press to see if elapsed time to fault is consistent
- increase FMASK to check the hardness of the fault
- for a bus device, test a few others on the bus before concluding which one is bad.






Loading Adjustments


When a device drives a high fanout or capacitive load, the signal rise time will be extended. Increasing the FMASK setting will compensate for this. Loading is normally within 50 ns of the response time for a device. If a greater FMASK is necessary, the user should investigate other causes.

Floating Inputs

Inputs floating or connected to a tristate source will cause an apparent fault when the signals are floating at an indeterminate level between 1 and 0. The DUT and Interface Buffer may see logic 1 at different levels. The best solution is to enable an external gate on a control signal that is active when device inputs are valid.

Note: Adjustments to bias that may appear to solve the problem are probably not universal. Problems reappear on other boards because different devices have different characteristic thresholds.






Noise

To ignore noise and ringing on the inputs of a device, Threshold may have to be increased. Moving GND lead of IB close to DUT may also assist. Power supply spikes from the AC line input are a particularly difficult form of noise to ignore.

Race

When the inputs to a sequential device (e.g. clock and data) are within a few nanoseconds, the slight skew of the System may cause the RD to clock in wrong data. If this is the cause of problems, you will generally observe failures on all output pins (e.g. Q, \overline{Q} of a flipflop). Try to move Threshold up and down to separate signal edges.




Asynchronous Inputs

An external interrupt or any asynchronous signal acquired by latching with a synchronous board clock may exhibit a race problem if the edges are very close. The latching device in this case is not testable with DRC.

Bus Contention

This occurs when more than one device is enabled on a tristate bus at the same time. Bus drivers such as 74244, 74245 may exhibit this problem which is illustrated in the timing diagram on the opposite frame.

Output data for device 2 is indeterminate before the last part of its output enable signal. The solution is to give comparison testing from a signal which indicates valid data. Most microprocessor designs provide this signal on the bus controller chip.



High Speed Signals

Recall that FMASK will ignore faults that are less than its duration. This implies that an FMASK setting of 60 ns cannot test signals faster than about 8 MHz at 50 percent duty cycle). To test 20 MHz signals, FMASK should be set to 20 ns. The general rule is that a signal's pulse width must be larger than FMASK.

Initializing Programmable Devices

Programmable devices are indeterminate and will fail if they are compared before on-board activity initializes them. Synchronization data built into the library normally handles this. For new devices or RAM, it is left to the user to mask out indeterminate states using Trigger. Some systems read from RAM that is uninitialized and the contents of the RD will not be the same. The solution is to trigger the start of comparison from a point after the read-before-write occurs. For example, set a trigger on the writing to the highest memory address since this could be the last step of a system's initialization routine.

EoT FMASK

APPLICATION ADVICE

The testing features are listed alphabetically below and peculiarities of their application are described.

EoT

The end of test screen shows the states of all pins at the moment of failure. This is useful to determine the failing RAM address when solving readbefore-write initialization difficulties of sequence creation.

The time-to-fault reading will only be consistent if an External Trigger is employed on initial microprocessor activity. This is because CPU devices act on a Reset pulse with an inconsistent response time.

Time-to-fault readings in the nanosecond range are useful for first fail conclusions. Readings in μ s and ms ranges are too coarse to be useful.

FMASK

A lower setting provides a closer comparison and therefore higher quality of test.

The setting should be high enough to pass the typical range of good boards.

An abnormally high setting (i.e. 80 ns +) should be investigated to see if a Gate is more appropriate.

FREQUENCY GATE

FREQUENCY

Use to monitor ungated clock signals.

Output pins are evaluated with DRC, so condition testing of all types (H, L, A, F) is normally only done on input pins.

A Reset is issued with each pin frequency check.

Duty cycle information is only available through and it is affected by the Threshold setting for narrow pulses.

GATE

Use as an alternative to large FMASK settings.

Bus control devices usually provide suitable signals for gating bus contention.

The frequency and duty cycle of the gate setting may be observed to monitor complex timing relationships (e.g. a gate set on RAS and CAS of a RAM).

PIN_DEF RESET

PIN_DEF

Activity check will reflect pin status even while a gate is not true. (i.e. an unselected bus device will still show active pins).

Use sparingly since a bad board will have many missing signals and be confusing.

Use mostly on input pins since outputs are checked with DRC. Exceptions include one shots, line drivers and any other device not testable with DRC.

drivers and any other device not testable with DRC. H and L status checks are performed with 10K pull-up/pull-down resistors in the Interface Buffer. Pull-ups are present by default to bring unused input pins to a definite state. For an L status check, the pull-up is present; for an H status check, a pull-down resistor is switched in.

RESET

Occasionally, a simple Reset fails to duplicate power down reset. Testing can still proceed, except for the few devices with uninitialized registers.

Very rarely, multiple Reset pulses cause such problems as blowing a fuse. The extra pulses used for synchronization may be disabled with the command SYNC_RESET_OFF in the loc file of the Sequence. Alternatively, Trigger may be used instead of Reset.

Use of a negative Offset to wait for initialization on a device can be useful in trying to understand the operation of a good board. On a bad board, however, it is susceptible to false failures. Trigger is a more effective initialization parameter in this case. Use of a positive Offset is recommended for those devices that generate a board's reset so that DRC testing is done during the Reset pulse.

STATE THRESHOLD

STATE


The state screen shows the pin activity during test and can be a good qualitative indicator of how active a device was.

THRESHOLD

It is recommended to keep Threshold constant and vary FMASK and Gate to make devices pass during Sequence Creation.

Threshold sensitive circuits are subject to board-to-board variations.

Hands-On Applications Exercises




Hands-On Applications Exercises

In the following exercises we will test a few devices in Manual Mode on the known-good Demo UUT, making the parameter adjustments necessary to make them pass. Then we will insert some faults and interpret the results.

Loading Example

- 1. Test the 7404 located at U36. Raise FMASK to try and make pin 10 pass. Try lowering THRESHOLD. Note than when we can pass pin 10, other pins fail. We need to test part of the device at one setting and part at another.
- 2. Now ignore pin 10 and find the correct Performance Envelope. This becomes the Performance Envelope for part of our test.
- 3. Ignore pins 2, 4, and 12 while comparing pin 10 and find the correct Performance Envelope for this part of the test.

Testing at two different settings results in a high quality of test for the entire device.




Gating Example

- 1. Test the 74244 bus driver located at U37. Find the FMASK setting that allows it to pass. Is this a loading or slight contention problem that can be handled by FMASK without sacrificing the quality of test?
- 2. Test the 74244 located at U43. Is the FMASK setting required for a PASS result excessively high? This seems to be a contention problem suitable for solving with the Gate parameter.
- 3. Select a signal on the 8288 Bus Controller for the External Gate lead. One method would be to use trial and error on the various outputs of the 8288. Note that if you do this, you should verify not only that U43 passes with the selected gate, but also that a fault inserted on U43 is captured.

Observe the schematic of the circuit to provide a clue for the proper gating signal. U43 buffers the address lines from the DMA Controller and is enabled by the DMAEN line. Therefore, possible gating signals are those controlling memory, such as:

MWTC - pin 9 of 8288 MRDC - pin 11 of 8288

- 4. Try testing U43 with an External Gate set to logic 0 and the EXT lead clipped onto the Bus Controller. What FMASK setting will give a PASS result now?
- 5. Note that on the Demo UUT, several control signals are ORed together to form a general purpose gating signal for various busses. It has a true logic convention, so the External Gate setting in the DEMO.LOC file is logic 1 or H.




41256 Write Cycle Timing Setting Trigger Word 1

RAM Initialization Example

- 1. Try testing a 41256 in the bank of RAMs. Increase FMASK slightly to see if we have a loading or access time problem. Can we draw any conclusions from the failing address shown on the pins of the EoT screen? What is the column address (A0 through A8) captured at the fail point?
- 2. Try testing with a Reset Offset of -100 ms. We appear to have a "read before write" initialization problem that is solved by using the Offset parameter. Note that some RDs may characteristically power up to have the same contents as the DUT at the offending address. In this case, a PASS result will be obtained.
- 3. Put the Reset parameters back to their default settings and enable a Trigger to bypass the "readbefore-write" condition we observed in step one: Set word 1 to detect a write cycle to this location. With this trigger setting the RAMs should PASS.
 - Other guidelines that may help for other boards are to set triggers on the top two or bottom two RAM addresses since these locations are commonly the first ones written for a RAM selftest.
- 4. Now that we have the correct Trigger setting for testing the RAMs, let's try something else a measurement of the access time allowed by the circuit driving the RAMs. It should exceed the characteristic access time labelled on the 41256s. Disable the Trigger setting and set the Gate to:

 RAS=0, CAS=0, W=1. Now press and choose and choose The Cate of the Cate is true which should be an interval greater than the RAM access time.



Fluke 900 Demo UUT and Fault Insertion Board

The FLUKE 900 Demo UUT is based on an XT-Turbo Clone motherboard, based on the 8088 Microprocessor. The board can operate at 2 different clock speeds, 4.773 MHz and 10.00 MHz, and has on-board memory of 256K DRAM.

The Fault Insertion Board (FIB) is mounted on the lower right hand corner of the UUT, and provides status LEDs that indicate the boards operation, and 8 different Fault conditions.

The Fault buttons are numbered F1 thru F8, on the silkscreen adjacent to the individual blue fault buttons.

Each button inserts a different type of Fault on the UUT. Please note that under most fault conditions the UUT Crashes, however it can be Restarted by clearing the Fault via the red CLEAR button.

- FLT5 RAM appears to fail. The fault is actually inserted in the decoding circuit at u25, which also fails. This illustrates the necessity of testing address decoding and bus driver devices in a Sequence before the RAM itself to avoid ambiguous results.
- FLT6 Unable to test Waiting for trigger result. The uut is crashed before RAM is even exercised.
- FLT7 This fault causes bad data to go into memory. Every time the board is reset it is active for a time before locking up. This exemplifies how DRC will pinpoint the source of the bad data and not capture the fault as it propagates through memory.

Fault Insertion Exercise

Enable the Trigger setting for RAMs that permits them to pass on a good board. Retest a 41256 while FLT5, FLT6, and FLT7 are inserted. A complete description of these faults appear at the end of this section.


The results of your test may be interpreted as follows:

- FLT5 RAM appears to fail. The fault is actually inserted in the decoding circuit at U25, which also fails. This illustrates the necessity of testing address decoding and bus driver devices in a Sequence before the RAM itself to avoid ambiguous results.
- FLT6 Unable to test Waiting for trigger result. The UUT is crashed before RAM is even exercised.
- FLT7 This fault causes bad data to go into memory, yet the RAM itself passes. Every time the board is reset it is active for a time before locking up. This exemplifies how DRC will pinpoint the source of the bad data and not capture the fault as it propogates through memory.

Section 5 Device Libraries

The device library is a database containing information for in and out of circuit testing. It is comprised of a ROM-resident file containing a large number of standard devices and expandable user files resident in system RAM or cartridge. The ROM library contains test patterns for verifying the functional integrity of reference devices in the ZIF socket. The revision level of the library is indicated on the main power up screen.

NAME 7400X SIZE 14: NAME S7777 LOAD 7400: NAME PAL1 LOAD PAL20L10 C_SUM 11781:



Library Format

The first command in a command group is MAME followed by the device number designator. The next command either specifies the device size or references an equivalent device that is already contained in the library.

Note that the first example shown defines a 14-pin device known as 7400X, unrelated to a 7400. The second example defines a device known as S7777 to be equivalent to a 7400.

Test parameters may also be added to the command group to account for characteristics such as drive capability (RD_DR'V), parameters and RD Test specifications. Note that parameters specified in a LIB file should be general for all applications while those in a LOC file are unique to a particular circuit.

RD test information is listed to verify the device in the socket. For PROMs and PALs, a checksum (C_SUM) is calculated and verified. Approximately one hundred cells throughout the PROM address range are combined for its checksum (enough to characterize, but not fully evaluate it). A standard pattern is applied to a PAL. For all combinatorial and many sequential PALs, this generates a single characteristic checksum. For more complex PALs, a unique checksum is not obtainable by this method. The only recourse would be to write specific vectors based on a knowledge of the PAL, as described later. An example of a custom PAL library entry with C_SUM is shown on the left.

As a final general word on libraries, when a user enters a device type number, the system first checks cartridge-resident .LIB files, then system-resident .LIB files, before checking the ROM-resident library. Thus, device numbers duplicated on both ROM and cartridge will be chosen from cartridge, effectively ignoring the ROM library.

RD/DUT Synchronization

Two main elements of the library for a device are synchronization (conditions and vectors) and RD test vectors.


Specifying RD/DUT Synchronization

For most devices other than combinatorial and RAM chips, it is necessary to define the synchronization requirements between RD and DUT. This is because the two devices must first be in synchronism before a PASS/FAIL determination can be made.

To ensure synchronization, we must be able to observe or infer all the internal states of each device. For example, an octal latch can be checked for synchronization by merely observing its outputs when they are enabled. However, an 8-bit FIFO shift register would require 8 pulses on its serial-shift-in line before we can infer the internal hidden states.

S_Time Synchronization

- 1. Monitor DUT for activity that ensures synchronism.
- 2. Stimulate RD until it "catches up" to a static DUT.



One of the failure modes of a DUT can be that it is in an illegal state or simply cannot be synchronized. Every attempt is made, therefore, to synchronize RD and DUT before a PASS/FAIL test result is presented. Under certain rare board conditions, the DUT is not compared because of an inability to synchronize (Unable to Synchronize result). Two methods are employed during the S_Time to synchronize RD and DUT:

- 1. Monitor DUT for activity that ensures synchronism.
- 2. Stimulate RD until it "catches up" to a static DUT.

Synchronization Algorithm

The synchronization algorithm during S_Time is shown on the opposite page.

As can be seen from the diagram, synchronism is first attempted with a series of Sync Conditions. These are chosen as the necessary and sufficient conditions that would guarantee the RD and DUT would be in the same state.

For example, two 7474 D flip flops would be in the same state after logic 0 on the clear or preset lines or after a rising edge on the clock lines. If any of these occur, the devices are assumed to be synchronized and comparison testing is enabled.

For devices with internal hidden memory states, Sync Conditions are the only effective technique for synchronizing and care must be taken to ensure that they are specified completely to avoid falsely assuming synchronization.

If these conditions do not occur, the second method is tried, stimulating the RD. The stimulus vectors may be defined explicitly (SYNC_VECT), chosen from the RD Test pattern (SYNC_PAT), or created randomly (SYNC_RND). If no conditions or vectors are specified, SYNC_RND is automatically chosen for the

duration of S_Time (beware of false synchronization if there are hidden states).

For our 7474 example, a suitable SYNC_VECT would be a pulse on both clock lines. SYNC_PAT can be an effective synchronization definition, but it should only be used if the RD Test pattern completely exercises a device. SYNC_END is the easiest to specify although it is less effective.

After each vector is applied, RD and DUT are checked to see that their outputs are the same and, if so, DRC testing proceeds. For tristatable devices, a further parameter, SYNC_GATE, defines when it is valid to check for synchronism on an output pin. This is usually a logic level on the output enable pin.

- What activity could initialize a device into a known state? The Sync Conditions should be specified accordingly.
- 2. How might a device be stimulated to cycle it through all possible states, or given a known state of DUT, how would an RD be put into the same state? The vectors should be specified accordingly.

Synchronization Commands

S_TIME
SYNC_COND
SYNC_VECT
SYNC_PAT
SYNC_RND
SYNC_IGNORE
SYNC_PINS
SYNC_GATE
SYNC_RESET_OFF
SYNC_GR_END

When defining the synchronizing parameters for a new library device, it is best to ask yourself two questions:

- 1. What activity could initialize a device into a known state? The Sync Conditions should be specified accordingly.
- 2. How might a device be stimulated to cycle it through all possible states, or given a known state of DUT, how would an RD be put into the same state? The vectors should be specified accordingly.


For programmable devices that have hidden states, method 1 should be used alone without method 2.

Synchronization Commands

The actual commands that define synchronization are:

- S_TIME duration of synchronizing attempts
- SYNC_COND defines conditions sufficient to synchronize from on-board activity
- SYNC_VECT defines vectors to be sent to RD
- SYNC_PAT specifies RD Test pattern instead of sync vectors
- SYNC_RND specifies random pattern instead of sync vectors
- SYNC_IGHORE specifies any pins that should be ignored while checking for synchronism
- SYNC_PINS specifies the DUT output pins which should be inactive while RD vectors are applied during synchronization.
- SYNC_GATE defines how tristate outputs are enabled on DUT. Syntax is similar to GATE.
- SYNC_RESET_OFF disables the Reset pulse. Normally, a Reset is issued before checking for each sync condition.
- SYNC_GR_END identifies the end of the group of sync parameters.
- Syntax for the preceding commands is found in Appendix II of the Operator's Manual.

NAME 7474
SIZE 14
SYNC_COND <1 P1=L + P4=L + P3=R>
SYNC_VECT 1 <1 H P3=C P2=D5>
SYNC_PINS 1 3 4
SYNC_GR_END:



The example on the facing frame is a library definition of a device (a 7474 flip-flop) with synchronization parameters. The pin diagram can be found on the lower frame.

Notes:

- 1. < and > are called *brackets*. (For additional information refer to Appendix II page 69).
- 2. For illustration purposes, only half of this dual flipflop has been specified.
- 3. A number before the first bracket specifies repetitions of the entire expression. A number after an opening bracket specifies repetition of the bracketed portion.
- 4. F #=F means check for a rising edge.
- 5. H alone means unspecified pins are driven high.
- 6. P #=C means provide a clock pulse of proper polarity.
- 7. P #=D # means apply a level to the RD pin that is the same as the specified DUT pin number.

Hands-On Exercise


Complete the Library Definition for the 7474 flip-flop on the opposite page by adding the missing synchronization parameters for the second half of the chip. NAME 74374 SIZE 20

SYNC_COND <1 P11=R>

SYNC_VECT 1 < 1 L P11=C P3=D2 P4=D5 P7=D6 P8=D9

P13=D12P14=D15P17=D16P18=D19>

SYNC_GATE P1=L SYNC_PINS 11 SYNC_GR_END:



Notes:

- 1. Sync Vectors are specified on one line in the editor.
- 2. A "Synchronization timeout" message appears if the S_TIME value is too low for the complete vector list to be executed. Possible causes include: S_TIME too small, vector list too long, insufficient activity on SYNC_GATE.
- 3. The DUT clock (Pin 11) must be inactive while vectors are applied to RD (SYNC_PINS command).


NAME 74161 SIZE 16 SYNC_COND <1 P1=L+P9=L*P2=R>

SYNC_VECT 1 <1 H P9=L P7=L P10=L P2=C P3=D14

P4=D13P5=D12P6=D11>

SYNC_PINS 27910


SYNC_GR_END:



Notes:

1. The expression <A*B> means A and B must occur simultaneously. <A>* means A and B must occur, independently, in any order.

NAME 7490
SIZE 16
SYNC_COND <1 P6=H*P7=H+P2=H* P3=H>
SYNC_VECT 2<1 L P14=C P1=D1>/<5 L P1=C P14=D14>
SYNC_PINS 1 14
SYNC_GR_END:



Notes:

- Sync Vectors are applied to this Decade Counter (RD) when the DUT is inactive. Clock pin 14 receives a pulse followed by 5 pulses on clock pin 1. This is repeated twice to cycle through all 10 states.
- 2. The general rule for devices that have dual internal structures is to hold one in the same state as DUT while stimulating the other (eg. F1=D1).
- 3. If forces execution of the expression on the left, then the expression on the right.

Specifying RD Test Vectors

- A definite stimulus produces a predictable response.
- 2. A definite stimulus produces a response that:
 - is not predictable but is consistent (e.g. PROMs)
 - is not consistent (e.g. DRAMs)
- o logic 0 for an input pin
- 1 logic 1 for an input pin
- L logic 0 for an output pin or Gnd
- н logic 1 for an output pin or Vcc
- z tristated output pin
- pins for this vector (used for devices with internal memory that power up in indeterminate states until initialized).

Specifying RD Test Vectors

Test patterns for RD Test may be specified using conventions for two categories of devices.

- 1. A definite stimulus produces a predictable response.
- 2. A definite stimulus produces a response that:
 - is not predictable but is consistent (e.g. PROMs)
 - is not consistent (e.g. DRAMs)

Category 1 comprises most devices and the vector assignment conventions are:

- 0 logic 0 for an input pin
- 1 logic 1 for an input pin
- L logic 0 for an output pin or Gnd
- H logic 1 for an output pin or Vcc
- z tristated output pin
- D disable comparison on all output pins for this vector (used for devices with internal memory that power up in indeterminate states until initialized).

NAME 7400
SIZE 14
RDTEST VECTORS
00H 00HL H00H00H
10H 10HL H10H10H
01H 01HL H01H01H
11L 11LL L11H11H
END_VECTORS

logic 0 for an input pin
 logic 1 for an input pin
 undefined pin: input, high, low or tristate output
 (try to drive pin low, but allow any state on pin)
 undefined pin: input, high, low or tristate output
 (try to drive pin high, but allow any state on pin)
 output pin with a high or low level (not tristate).
 Vcc and Gnd are specified with +.
 output pin with a high, low or tristate level
 tristated output pin

In a LIB file created from the Editor, the pins are listed in vector rows with optional spaces to improve readability. The starting command is RDTEST VECTORS and the last command is END_VECTORS.

Example:

NAME	7400
SIZE	14
RDTEST	VECTORS
00H 00HL	Нооноон
10H 10HL	H10H10H
01H 01HL	H01H01H
11L 11LL	L11H11H
END_VECT(DRS

Category 2 has two subcategories (CHECKSUM, PRESENCE) and uses the following vector asignment conventions:

- 0 logic 0 for an input pin
- 1 logic 1 for an input pin
- L undefined pin: input, high, low or tristate output (try to drive pin low, but allow any state on pin)
- H undefined pin: input, high, low or tristate output (try to drive pin high, but allow any state on pin)
- + output pin with a high or low level (not tristate). Vcc and Gnd are specified with +.
- * output pin with a high, low or tristate level
- z tristated output pin

For PALs and PROMs, the header command for the vector table is:

ROTEST VECTORS CHECKSUM

The footer command is:

END_VECTORS

For DRAMs and devices with an inconsistent C_SUM, the header command is:

ROTEST VECTORS PRESENCE

The footer command is:

END_VECTORS

Note that normally the RD Test Vectors checksum would only be created by the user for new types of PALs and PROMs. Types that are in the library already have their RD Test specified using C_SUM as described in Section 3.3.2 of the Operator's Manual.

The RDTEST VECTORS PRESENCE table used on new DRAMs checks that the RD is able to drive its outputs and that it is not driving any of its inputs. The vector rate of RD Test is not fast enough to meet the timing requirements for reliable data.

VERIFYING AND PRINTING RD TEST VECTORS

RD Test may be run on a device from the Manual Mode that is a sublevel of Gevelopment of Shown on the screen will be:

- line number that failed
- pin number that failed
- C SUM error if applicable

The RD Test patterns for user libraries and the ROM-resident system libraries may be printed. Press in Develop mode and select the device whose pattern is to be printed under manual.

Press ESC and EPT Pat which will send the formatted test pattern to the RS232C port.

Answer to exercise on page 5-13

SYNC_COND <1 P10=L+P13=L+P11=R> SYNC_YECT 1<1 H P11=C P12=D9> SYNC_PINS 10 11 13

Section 6 Board Testing

In Section 3, a basic sequence was created without thinking about file handling. We will now cover in greater depth the process of enhancing Sequence Files, Programming, and Data Logging.

TEST1.nsq
TEST1.SEQ
TEST1.LOC
TEST1.seq
TEST1.loc

LIB LOC SEQ


Filetypes

Initial sequence development is done in a mode that requires no knowledge of the file structure, syntax or editor. The new sequence in develop mode creates a temporary file (.nsq) that is transparent to the user and automatically creates basic source and compiled files. If you list the file directory from the level of the

TEST1.nsq	may be further modified under develop new_ses mode
TEST1.SEQ TEST1.LOC	source files that may be further refined using the editor
TEST1.seq TEST1.loc	compiled files that may be used to test a board.

Recall that there are three types of interrelated files that make up a sequence:

- LIB library files are resident in ROM and define default parameters for most standard devices. New library files may also be created and stored in the cartridge by a user.
- LOC location files contain all the changes a user made to the default parameters on a device. These are referenced to the board location designator. The parameters may be thought of in two groups: device functionality (e.g. P.E., initializing, qualifying), surrounding activity (e.g. frequency, input pin states).
- SEQ sequence files define the order of test using individual device LOC files. Also, user comments can be inserted.




Creation of a Sequence and its component files is similar in some ways to a software computer program. A SEQ file will call LOC files which in turn call LIB files. Instead of lines of computer code, of course, the FLUKE 900 files are made up of the keystrokes as they were entered. These SEQ, LOC and LIB files are designated as Source files and they can be edited by adding or deleting keystroke commands.

The tester actually runs compiled versions of the files and these are designated by lower case, seq, loc and lib names. Compiled files typically occupy only one third of the cartridge memory space of their Source versions but are not modifiable (run only). Thus, after inputting a new Sequence from the keyboard, a compile operation is done on the files when sequence is pressed in the weather than the sequence of the sequence of

To summarize the file structure and its application, let's follow the complete procedure for our sequence TEST1.

Procedure	FLUKE 900 Mode	Active Files
1. ICs tested on known-good board with parameter adjustments to make them Pass. Source files TEST1.LOC and TEST1.SEQ are automatically created as well as compiled versions TEST1.loc and TEST1.seq.	develop new_seq	TEST1.nsq
To improve the guided diagnostics the editor is invoked to reorder the sequence and add user comments.	develop files editor	TEST1.SEQ TEST1.LOC
3. The refined source files TEST1.SEQ and TEST1.LOC are compiled to produce the run-only files TEST1.seq, and TEST1.loc.	develop files editor compile	TEST1.seq TEST1.loc



Temporary Files

Note that a straightforward sequence can be created by initial development under results in the desired order, without manually editing or compiling files. Usually, however, the temporary file created under results is used as a master to develop other ordered troubleshooting sequences from. Once further development is done on a source file using the editor, it no longer resembles the temporary file from which it was derived. There is no way to update the temporary file, so the source copy becomes the new working development file.

A method for reordering the sequence without using the editor is to re-enter the location numbers for an existing file in the desired order. The order in TEST1.nsq is now:

U14

U2

UF3


U62

U91

Let us reorder it so that U91, the oscillator chip, is the first on the list. Select DEUDIOF HEW_SET mode and type TEST 1 ENTER (note warning that the new_seq file exists already). Enter in the location of the first device we want by typing U91

ENTER, and observe the screen.

Now redefine it as U91 by pressing definition, and entering the same location. You will have to confirm that U91 will replace U14 as the first device by pressing device in our new desired order U91, U14, U2, UF3, U62 and press device to create new SEQ and LOC file versions. (Note that you are asked to confirm this since it will wipe out the old SEQ and LOC files.) Two other methods of reordering are to use the built-in Editor or download a PC-generated SEQ file.



Editing Source Files

Let us now use the Editor to make a couple of refinements to our sequence. We will insert an operator prompt into the LOC file advising the operator not to use a reference device when testing the 8284 at U91, and we will reorder the SEQ file through the editor this time so the last two devices are interchanged.

First select select under the develop mode. The resultant screen is shown on the left.

These labels, and the second menu available through pressing ETC, are file utilities described in detail in the User's Manual. The one we want now is Color to change the TESTI.SEQ and TESTI.LOC files. Press and follow the syntax instructions in the display, using TESTI.LOC:CART as our filename (files are assumed to reside on the cartridge if the last name field is left blank). Your screen will look similar to that shown left when you type the following:



Note that when creating a new file you must edit into a filename. For an existing file you can merely edit a filename. This syntax permits you to keep a backup file of the original file you are changing (i.e. edit A into B will define B as an edited version of A while retaining the original A).

NAME U91
SIZE 18
RDT_ENABLE OFF
IGNORE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
ACTIVITY P2=2.386MHz 1 % P8=4.773MHz 1 %

MULTITY FZ-Z.SOOMMZ I 4 FO-4.77SMMZ I 4.

NAME U14 LOAD 7400:

NAME U2 LOAD 8288:

NAME UF3 LOAD PAL22V10 C_SUM 49446 S_TIME ON 5000:

NAME U62 LOAD 8259 S_TIME OFF 3000

GATE OFF

TRIGGER ON P1=LL P2=LL P7=HX P27=LH

IGNORE 16 F_MASK 50:

NAME DEFAULT T_TIME 5000:

TEST1.LOC Listing


Press ENTER and you will see the top-of-file line, the device and parameter entries, and the global test time change we made. You can scroll through the file to observe the total listing as shown on the left.


Each line is known as a command and they are grouped by location into command groups.

There are a few rules of structure and syntax to both .SEQ and .LOC files:

- Instruction line labels must begin in column 1.
- Labels, instruction commands and parameters are separated by at least one space. In practice the key produces an easily readable spacing.
- ";" identifies the rest of the characters on the line to be a comment that will merely be listed and not executed.
- ":" is used to terminate each command or group of commands. For a .SEQ file this means every line that requires operator action (i.e. pressing TEST) ends with ":", and for a .LOC file every group of commands associated with a device ends with a ":".
- Blank lines make a file listing more readable, but do not affect its execution.

The standard format for a LOC file uses the NAME command to specify a device location, the LOAD command to specify the device at the location, followed by appropriate parameter commands. One location in a LOC file may be chosen as DEFAULT and, in this case, the parameter commands are taken to be global values that apply to all devices in the file.






Note that the F1 key has the label INSIDEU.

This alternately chooses to insert a blank line when ENTER is pressed or to revise (write over) the line that the cursor points to. The F2 key has the label INSIDEU and alternately selects to insert or replace characters.

To add the operator prompt, position the cursor as shown on the bottom frame on the facing page and press so we can insert a command line. Refer to the screen on the left.

Press ENTER to open up a line within the file and type in the DISPLAY command shown in the next frame. Note that the text scrolls to the left as you enter the text.

Press to exit the Editor.



We have finished editing the location file and now wish to reorder the sequence file. Invoke the Editor for **TEST1.SEQ**. We observe the following listing and screen at left:

LOC_FILE	TEST1
TEST	U91:
TEST	U14:
TEST	U2:
TEST	FU3:
TEST	U62:

The standard format for a SEQ file starts with the LOC_FILE instruction to specify its associated LOC file. The use of an END command as the last command of a SEQ file is good practice, but one that is not strictly required. It restarts the sequence from the beginning after displaying an "END OF SEQUENCE" message.

Proceed to insert and delete characters or lines until the listing appears as:

LOC_FILE	TEST1
TEST	U91:
TEST	U14:
TEST	U2:
TEST	U62:
TEST	FU3:

Now, terminate editing of TEST1.SEQ with Prod. Note that comments may be just as easily inserted into the .SEQ file as the .LOC file. Both source files must now be compiled. Do this by using the COMPILE key for TEST1.SEQ and TEST1.LOC.

Verify that you have a finished sequence by trying to run it under sequence mode. Try and test part of the Demo UUT using your new sequence, TEST1.

Congratulations!! You have completed the full process of developing your first sequence.

Example: INTERFACE.SEQ file

LOC_FILE INTERFACE

START TEST U1

DISPLAY "FREQ OF OSCILLATOR=4MHZ":

TEST U3: ; TEST the BUS first

TEST U4: TEST U2:

; This whole line is a comment

TEST U5: TEST U7:

Example: INTERFACE.LOC file

NAME DEFAULT ; Global parameters

F_MASK 40 ; F_MASK=40 nsec

THRSLD 1500: ; logic 1=1.5 V

NAME U1

LOAD 74244:

NAME U2

LOAD 74245:

NAME U3

LOAD 74373:

Sequence Enhancement


We are going to examine source files in detail and explore some advanced capabilities of the programming language itself. On the facing page are typical .SEQ and .LOC files using the standard syntax rules.

Notice that the function of the .SEQ and .LOC files are quite different. The .SEQ file is like a computer program that acts on data while the .LOC file is a database of locations with associated devices and parameters. We will shortly introduce some .SEQ commands that permit programmed jumps, conditional commands and function calls.

```
DISPLAY "FreqofOscillator = 4MHz":

TEST1.seq TEST1.loc
Freq of Oscillator = 4MHz
Ready 9:46
local slobal freq results comment

ESC F1 F2 F3 F4 F5 ETC
```



Display

The DISPLAY command puts a message, typically an operator prompt, on the LCD screen. The DISPLAY command is usually placed in the LOC file, however, it also may be placed in a SEQ file.

When the DISPLAY command is used without a line number, as shown in the upper frame on the opposite page, the message is automatically placed on line three. If the message is longer than 40 characters, the message is wrapped to the following line. Messages longer than 80 characters are truncated.

Use of the optional line number (1 through 4) will place your message on the specified line as seen in the lower frame.

Functions

TEST

U5:

FUNCTION

MESG-1

; display first prompt

TEST

U6

FUNCTION FUNCTION TRIG-1 MESG-2 ; setup external trisser_1 ; prompt to attach trisser

TEST

U7:

END:

MESG-1 DISPLAY "Run selftest No 2"

END_FUNCTION:

MESG-2 DISPLAY "Attach trisser input lead to 8088 pin 28"

END_FUNCTION:

TRIG-1 TRIGGER ONE=01 ; trisser on risins edse

END_FUNCTION:

Functions

When a series of commands are needed in several places in the sequence, they can be grouped together into a FUNCTION, and then called as a subroutine from another command group. The TEST command and the "" cannot be part of the function.

Functions are ideal for parameter settings that may be used with more than one DUT, such as an external trigger, or for operator prompts (reminders) that have to be repeated in more than one place. After a Function has been called and executed, control is returned to the command following the call.

A function is defined by a label, and a command group ending with an END_FUNCTION statement. Any specified function can be called by using the command FUNCTION followed by its name.

Jump

TEST

U5:

JUMP

CONT-2

; Jump to CONT2

CONT-1 TEST

U6:

U7:

TEST

U87:

CONT-2 DISPLAY

"Run selftest No 2"

TEST

~. []:

END:

Jump

This command will cause the sequence to continue execution at the specified *label*. A valid label starts in column 1 of the source file.

If...Then

IF PASSED THEN DISPLAY "BOARD IS GOOD"

IF FAILED + P4=A * (P22=2.098kHz 2 % + P11(1MHz) THEN JUMP VEC1

Conditions: PASSED FAILED RO_SHORTED RD_TEST FAILED CLIP_TEST_FAILED	DUT passed DUT failed Short in ZIF Bad RD Clip check fail					
FAILED_TO_SYNC	Unable to sync RD with DUT					
NO_GATE NO_TRIGGER	Gate word did not occur Either trigger word did not occur					
NO_TRIGGER_WORD1	Trigger word 1 did not occur					
NO_TRIGGER_WORD2	Trigger word 2 did not occur					
Operators:						
+	OR					
*	AND					
<	Pin freq less than value					
>	Pin freq greater than value					
=	Pin freq equals value					
\Diamond	Freq not equal to value					

If...Then

The IF command is used to test if the specified set of conditions are "true", and if so it will execute the command defined by THEH, otherwise the program will continue executing at the next command line.

The IF command has the following syntax:

IF condition THEN command

where *condition* is one of the states listed on the left or optionally, one of the conditions listed followed by an *operator* followed by another condition. Conditions can be chained in this manner to satisfy multiple circumstances with parentheses used to specify precidence.

Note: The units for frequency must be spelled Hz, kHz, and MHz.

LOC_FILE DEMO

TEST U2:

IF P2=4.773MHz 2 %THEN JUMP BUS

TEST U91:

END:

BUS TEST U37:

TEST U43: TEST U48:

END:

Sample Sequence File

As a further illustration of the application of a conditional jump in a sequence, consider the Demo UUT board. Before testing devices on the data and address buses, we probably want to test the bus controller itself at U2.

As part of the test for U2, the 8288, suppose we specify (in the LOC file) that a 4.773 MHz clock must exist on pin 2. If pin 2 of U2 shows the presence of the 4.773 MHz clock we want to continue testing the other devices on the bus. If the clock is not present, we want to direct the operator to check pin 8 of the oscillator chip at U91. The sequence on the facing frame shows how this would be accomplished.

Sequencing Preparation & Assessment

Diagnostic Stimulus

Board Testing Considerations

The remainder of this Section provides a detailed procedure that is recommended for the creation of effective board test Sequences.

Sequencing Preparation and Assessment

Decide the quality of diagnostic testing desired, the degree of automation to be included and how much time is available for programming. A 100-IC board will generally take from two to four days to complete the entire sequencing process. Assess the device coverage, percentage of analog components on the board and any areas that exceed the tester speed specifications.

Collect Reference Devices, schematics and any required fixtures including loopback plugs, I/O connectors and extender cards. Arrange RDs in ascending numerical order in an RD retainer tray. One possibility is to have a unique tray for each board type. Another is to have one or two trays that have all devices for a range of boards.

Ensure that clip contacts are clean. Check oxidation on device pins and clean with alcohol if necessary to avoid intermittent contact problems.

Check that +5 volt power supply is good on the board and not at a marginal level that may cause inconsistent results.

Diagnostic Stimulus

Set up a reliable repeatable stimulus, ensuring that the activity is as extensive as possible. Use Reset wherever possible and verify that it really does initialize the board. Look for a signal that comes from the power on function, such as a capacitor to $V_{\rm cc}$ connected to the microprocessor reset line. On a single board system this is usually straightforward; on a multiple card system, the reset may even be located on another board.

Verifying that All Devices Pass DRC

- 1. Verify each device in turn from one end of the board to the other.
- 2. Verify each device in numerical order (e.g. 7400, 7402, ...) placing a sticker on each IC to keep track of those done.

Verifying that all Devices Pass DRC

Verify in Mode that each device on the board passes and, if not, make the required parameter changes. Refer to the LOC file listing on page A-6 for an example of what parameter changes were necessary. Note that since when only one pin has a large setting (eg. 150 ns). Test once at 150 and a second time at 30 ns, with the offending pin ignored.

On devices that pass, pressing results to highlight active pins will give an indication of how well a device is stimulated. Two convenient ways of performing the reward procedure are:

- 1. Verify each device in turn from one end of the board to the other.
- 2. Verify each device in numerical order (e.g. 7400, 7402...) placing a sticker on each IC to keep track of those done.

Adding Signal Conditions Tests

- Fixed Frequencies
- System Clocks
- Activity Presence
- Levels
- Triggers and Gates

Structuring the Sequence

Adding Signal Condition Tests

In general, the more you know about a board, the more conditions you can test for. Use secondary signal conditions sparingly; activity checks and triggers are most useful in a sequence structured by signal flow. A missing condition should direct you to a specific fault (e.g. a missing clock should point to the oscillator section).

Adding many condition tests throughout a board, however, will be confusing since there are many missing signals on a dead board. Suitable conditions in order of increasing knowledge of the board operation are:

- Fixed frequencies
- System clocks
- Activity presence
- Levels
- Triggers and Gates

Check conditions only on input pins since outputs are already checked through DRC.

Enable H and L status checks for pins that are pulled up or down through resistors. Measure frequencies on fixed, ungated periodic signals. Check for active signals coming from off the board.

Structuring the Sequence

The next major step in Sequence creation is to reorder the devices for troubleshooting. This may be done by redefining all locations in mode, or creating a new SEQ file with the editor or via the download utility from a PC generated file. The order could be by RD type, fault occurence based on past experience or signal flow. It is advised that the order be by signal flow, since occasionally, failure modes induce apparent faults further down the chain. As an example, failing memory addressing logic can cause all memory devices to appear bad.

Typical Sequence Order

- reset circuit
- clock, timing generation circuit
- bus control, address decoding
- address bus drivers and logic
- databus drivers and logic
- memory devices
- I/O, remaining circuitry

A typical micro-based board would have the following recommended Sequence order:

- · reset circuit
- clock, timing generation circuit
- bus control, address decoding
- address bus drivers and logic
- databus drivers and logic
- memory devices
- I/O, remaining circuitry

To test PC option cards, first check the cardedge interface devices.

If the board diagnostics are effective in first isolating a failure to a part of the board, several small Sequences appropriate to each part could be a good implementation. These smaller .SEQ files will share the same .LOC file for the whole board.

Adding Operator Screen Messages

Compiling the Files

Adding Operator Screen Messages

Employ the editor to add operator prompt messages to the .SEQ file. This can be done also by uploading to a PC, using a full screen editor, and downloading back to system RAM. The added messages could be advice on connecting the patch leads, the type of RD or troubleshooting hints. Function calls are a convenient way to add duplicate messages.

Compiling the Files

All edited files must be recompiled into executable versions. Press and enter the filenames with extensions. Do this for all edited .SEQ, .LOC and .LIB files.

Documentation

- printout listings of the files
- comment sheet on why parameters were changed
- date, revision level, description of diagnostics
- board statistics: number of ICs, number untested, % covered.

Typical file sizes for a 100 device board

FILE.LOC 5000

FILE.SEQ 5000

FILE.loc 1500

FILE.seq 1500

FILE.nsq 3000

Total 16000 bytes

Final Verification and Documentation

Verify the completed sequence by running it on other good boards. Edit any parameter changes (usually in the LOC file) and recompile.

One way to allow for a range in performance among several good boards is to create a right seed temporary file (.nsq) with the default frack of 30 ns. After creating a LOC file, go into it and edit a global of 40 ns to give an extra margin in comparison resolution.


Fully document the newly created sequence including:

- printout listings of the files
- comment sheet on why the parameters were changed
- date, revision level, and description of diagnostics
- board statistics: number if ICs, number untested, and percentage covered

It is a good practice to retain a master copy of all source files on a diskette or cartridge and file it away for safekeeping.

A good rule for file management is to keep a master cartridge or floppy disk containing source and temporary files so they may be modified. Run-only compiled files covering a number of board types may be put on another cartridge. They occupy less space, cannot be readily modified and may be distributed safely to the test operators.


Getting the Most from Your Test Results



Getting the Most from Your Test Results

The data logging function of the FLUKE 900 provides a paperless reporting environment to record test results, rework instructions and operator/testor activities. This data can be directed to a cartridge or a printer through the RS232C port. Under system mode, there are three menu keys relevant here:

- used to set baud rate, parity and handshake signals.
- sary, for a printer with leading spaces and line terminator characters.
- "data filters" and give them names. The factory-configured names appear as function key labels shown to the left.



Select and observe the log configuration on the facing page.

Note that there are eight parameters which may be turned on or off. They indicate the types of data that will be routed to a log file or printer. You may enable them in any combination and assign a new name which will appear as a function key label. To let toggles the on/off flag, where moves the parameter pointer and exits the mode.


For a repair tag printout to send with a board to rework, you would use the the format which logs failed locations and user comments. When a user is troubleshooting a board with a sequence, pressing the key brings up the next screen.

A simple rework instruction such as:

```
"board repaired ",
or
"not replaced"
```

will then appear beside the faulty device location on the repair ticket.

The user may want to set up a log configuration to monitor the order that he tested devices in and those he did not test to help him analyze test results. A log of sequence flow and untested locations will then be configured.



FLUKE® Customer Support Services

Data that has been stored in a log file may be retrieved in manual or sequence mode through the which brings up this screen.

You may choose to start or stop the logging of data, print the file to a printer or show the file on the screen.

Up to eight log files can be open simultaneously, each using one of the five user defined log formats specified using continuously key under system mode. Test results data gets logged to all the open log files simultaneously, however, all log commands, such as log off and show log, only operate on the currently active log file. The serverse key is used to select the active log file. (Note: The active log file is shown in reverse highlight.)

Hands-On Exercise

Run the Demo Sequence using a log file and upon completion, examine the subsequent log file.

Sample Log File

```
1
2
                          22:26 14 Jan 1988
   Log_on:
   Sequence: XT: CART
4
5
6
7
   Start lossins to: SN44063:SYST
   U99 7400
                     passed
8
9
10 U8 8288
                     Passed
11
   >Jump to U4
12
13 U4
       PAL20RA10 ---- unable to test
14
     RD test failed
15 Local change: C_SUM 54940
16
17
   U4 PAL20RA10 ---- failed 40.0 ns
     Pin(s): 15 16 19 20
18
19
   >Jump to U48
20
21
   U48 8259 ---- failed 983.0 ms
22
     Incorrect frequency on pin(s): 5
23
   Stop lossins to: SY44063: SYST
24
25
   Untested locations:
26
   U1
            U5
27
   IJ7
            U15
28 U6
            U9
29 U10
            U11
30 U16
            U2
31 U13
            U14
32 U22
            U85
33 U96
            U24
34 U97
            U18
```

್ಟಿ ಕ್ರಾಯಾಡಿ

(35)

Synopsis

To develop a sequence, the following steps should be taken:

- 1. Set up repeatable, comprehensive activity on the board to be tested. Use Reset whenever possible, either on the board under test or on another conrolling board. Alternatively, arrange to manually cycle the diagnostics and use the external trigger line to define the start of the test.
- 2. Enter Mode and verify that each device passes comparison testing. Make adjustments in the local and global parameters to achieve this.
- 3. Reorder the device locations to structure the troubleshooting, for example by signal flow. This can be done with keystrokes in Mode or the file listing can be rearranged with the screen editor. A PC editor is another possiblity.
- 4. Edit operator prompt messages into the file.
- 5. Verify that all devices pass on other good boards.
- 6. Document the sequence, reasons for parameter changes and the test setup details. Retain a master copy of the files on cartridge or disk.

ត្រូវខេត្តក្រារួ

6 11

Appendix A Demo UUT Sequence Listings

DEMO.SEQ Listing

```
File: DEMO.SEQ:CART
                          John Fluke Mfg. Inc. - FLUKE 900
                                                                   08 Feb 1989, 07:39
                                                                                             Page
               LOC_FILE
                                 DEMO
                                 20
    5
                                 SIGNON MEASSAGES
    8
               FUNCTION
                                 SIGNON:
               FUNCTION
                                 MSG_1:
   10
               FUNCTION
                                 MSG_2:
   11
   12
   13 ;*
                                 20 PIN DEVICES
   14
   15
   16
                                 U15:
                                            ; 74244
               TEST
   17
               TEST
                                 U17:
   18
               TEST
                                 U37:
   19
               TEST
                                 U43:
   20
21
22
                                 U48:
               TEST
               TEST
                                 U8:
                                            ; 74245
   23
24
               TEST
                                 U23:
               TEST
                                 U58:
   25
26
                                 ANL_U58:
               FUNCTION
                                 U66:
               TEST
   27
   28
               TEST
                                 U24:
                                            ; 74373
   29
               TEST
                                 U25:
               FUNCTION
   30
                                 ANL U25:
   31
                                 U54:
               TEST
   32
   33
34
35
36
                                            ; 8284
               TEST
                                 U91
                                  ****
               DISPLAY 3
                                              CLOCK GENERATOR (MHz)
                                  ****
               DISPLAY 4
                                                P2=2.38 P8=4.77
   37
38
               TEST
                                            ; 8288
                                 U2
               DISPLAY
                                                BUS CONTROLLER ...
   39
   40
   41
                                 14 & 16 PIN DEVICES
   42
   43
44
45
                                                            ...3 6.2
               TEST
                                 U5 :
                                            ; 7400
                                 U14:
               TEST
   46
               TEST
                                 U42:
   47
   48
               TEST
                                 U13:
                                            ; 7402
   49
50
                                 U87:
               TEST
                                            ; 7404
   51
               TEST
                                 U10:
   52
               TEST
                                 U20:
   53
                TEST
                                 U36:
                                                                              = 5.
   54
55
               TEST
                                 U4:
                                            ; 7407
   56
   57
                                 U28:
                TEST
                                            ; 7408
                TEST
                                 U47:
                                                                                ja :
```

DEMO.SED Listing DEMO.SEC Lighting

	- T 🐇	21 <u>21 1451 7</u> 0	Ė					i in the first	. Er LOHH T Herrary aya	ingjaA n dajaA
File: DEMO	.SEQ:CART Jo	hn Fluke Mfg.	Inc	FLUKE 90	08 F	eb 1989,	07:39	Page	2	
		_				•				1
59 60	TEGT ''	**** 1 12 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7410						****	, <u></u>
61	TEST	าร์ บอ๊ะ"	; 1410						*****	N.T.
62	TEST	U86:	; 7420						*	` `
63	TEST	U21:	-						****	1,
64	Trot	1104 -	- 7/37					•		5,
65 66	TEST	U81:	; 7427							1
67	TEST	U41:	; 7432							
68			•							-
69	TEST	U35:	; 7451							2 .
70 71	TECT	1111-	. 7/7/						*****	
71 72	TEST TEST	ឋ11: ឋ19:	; 7474							
73	TEST	U27:						Ę.		14.
74	TEST	U34:								4 "
75	TEST	U82:								
<u>76</u>			7/405							1.5
77 78	TEST	U44:	; 74125							, C.,
70 79	TEST	ບ39:	; 74138							i.
- 80	TEST	U46:	,							*
81	TEST	U50:								7
82	TEST	U52:								
83	TECT		- 7/170							
84 85	TEST	U22:	; 74139							1.
86	TEST	บ33:	; 74157							
87										1.6
88	TEST	U40:	; 74158		· .					
89	. TEST	U45:		124	ABL MATE			-	•	-
90 91	TEST	U3:	: 74175	_=:::::::::::::::::::::::::::::::::::::				* * * * * *		75
92	TEST	U12:	, 14112	<i></i>	35 T			73.		
93	TEST	U29:			1 2:	;			•	*
94										C.
95 04	TEST	U70:	<u>;</u> 74280		PROPERTY PARTY				*****	
96 97	TEST	U26:	; 74670	. , . .	troopingth	syden, to			C 1000 444 8	-
98	,	****		******	*********	***** **			.,,,,;	2.5
99	TEST	U57	; 41256	DRAM	, .	• • • • • • • • • • • • • • • • • • • •		• • • • • • • • • • • • • • • • • • • •	*****	. 2.
100	FUNCTION	RAM256:								ι ξ
10 1 102	TEST	U61			•					2
103	FUNCTION	RAM256:								
104					<u>.</u>					
105	TEST	U65			7					
106	FUNCTION	RAM256:			<u>.</u> .	•	:			Ţ.,
107 108	TEST	U69				•				÷, ÷,
108	FUNCTION	RAM256:				:				12. 1. Tan
110	IONGITOR	mile 20 +								est. Este
111	TEST	U74			€					-7 द 3,5
112	FUNCT ION	RAM256:			\(\bar{\chi}\).					
113	TCOT	1170			ا السرائق	:		;		1
114 115	TEST FUNCTION	U78 RAM256:			• •	1				કુ ર ે
116	FUNCTION	KAMEJO:								
0										

......

```
File: DEMO.SEQ:CARTage? John Fluke Mfg. Inc. - FLUKE 900 - 08 Feb 1989,: 07:39 va. Page
                         1180
 117
           TEST
 118
           FUNCTION
                         RAM256:
 119
                                                    and our or the co
                         U85
 120
           TEST
                                                121
           FUNCTION
                         RAM256:
 122
                                                     5 - 2 St .
 123
           FUNCTION
                         RAM256:
 124
 125
 126 ;****
                         24 & 28 PIN DEVICES - .
 128 ;
 129
           TEST
                         U38: ; 2764
 130
 131
                         U71 : ; 8253
  132
           TEST "
                                                         ****
                                    Interval Timer :
       "****DISPLAY
  133
  134
                               ; 8259
  135
           TEST
                         U62
         "* DISPLAY
                                                136
                                   Interupt Controller
  137
                         U16A ; 8088 PROCESSOR - 1st Pass
 138
           TEST
           DISPLAY 3
  139
       ou MOIDISPLAY 4
                         "Line Up Pin 1 of clip with pin 1 of Chip": [].
 140
 141
           TEST
                         U16B ; 8088 PROCESSOR - 2nd Pass
"**** U16 tested in 2 passes. Pass 2 ****
  142
           DISPLAY 3
  143
                         "Line Up Clip pin 14 with Pin 20 of Chip":
  144
            DISPLAY 4
  145
  146 ;******************************
  147 :*
                          FAULT INSERTION BOARD CHIPS
  149
                                  ; DEMO1 PAL - PAL22P10
  150
            TEST
                         FU1
                         ***
                                                         ****!! •
  151
           DISPLAY
                                        PAL22P10
  152
            TEST
                         FU2
                                  ; DEMO2 PAL - PAL22P10
  153
  154
            DISPLAY
                         日本大士士
                                        PAL22P10
                                                         ****!
  155
  156
            TEST
                          FU3
                                  : DEMO3 PAL - PAL22V10
                                        PAL22V10
                                                         ****11 -
  157
            DISPLAY
  158
  159
            END:
  160
  161
  162 ;
                          FUNCTIONS
  164 ;*******************************
  165
  166 RAM256 THRSLD
                          ON P3=LH P4=LL P5=HH P6=HH P7=HH P9=HH P10=HH P11=HH P12=HH P13=HH P15=LL
  167
            TRIGGER
  168
            DISPLAY 3
                          ***** 256K DRAM - TRIGGER Set ON 1st *****
  169
            DISPLAY 4
                          ***** Memory Location WRITE/READ cycle****
  170
            END_FUNCTION
  171
                          **************
  172 SIGNON DISPLAY 1
  173
            DISPLAY 2
                          "** Welcome to the FLUKE 900 Demo ***
  174
            DISPLAY 3
                          *** Press <NEXT> for more instructions ***
```

```
08 Feb 1989, 07:39 % Page % 433, 830 19711
                                                                                                                                                                                                                                                                                                                                                                  217
                                               DISPLAY 4
                                                                                                                                                                                                                                                                                                      701 OF .-
                                                                                                                                                                                                                                                                                                                                                                  118
      176
                                               END_FUNCTION
                                                                                                                                                                                                                                                                                                                                                                  601
      177
                                                                                                                       The UUT is a Turbo PC-XT Main ***
      178 MSG_1
                                               DISPLAY 1
                                                                                                                                                                                                                                                                                                                                                                  031
                                                                                                                                                                                                                                                                                                      7227. XZ
                                                                                                                                                                                                                                                                                                                                                                 23°
                                                                                                       *** Board with Fault Insertion Keys ***
                                               DISPLAY 2
      170
                                                                                                      *** F1 thru F8. The Red Button clears ***
      180
                                               DISPLAY 3
                                                                                                                       Inserted Faults & Resets the UUT ***
                                                                                                                                                                                                                                                                                                                                                                  ξ3°
      181
                                               DISPLAY 4
                                                                                                                                                                                                                                                                                                      182
                                               END_FUNCTION
                                                                                                                                                                                                                                                                                                                                                                  ,, €.
      183
      184 MSG_2
                                              DISPLAY 1
                                                                                                      *** Attach both GND Leads, EXT and ***

*** Reset Leads to Demo UUT posts ***
      185
                                               DISPLAY 2
                                                                                                                                                                                                                                                                                                                                                                 52;
82;
                                              DISPLAY 3
     186
      187
                                               DISPLAY 4
                                                                                                                                                                                                                                                                                                                                                                  ું દું '
                                               END FUNCTION
      188
                                                                                                                                                                                                                                                                                                                                                                  18.
      189
      190 $8288
                                               IF NO TRIGGER WORDS THEN DISPLAY 1 "**** CPU HALT - CHECK RESET LINE *****
                                                IF P2-4.77MHz + P2-4.78MHz THEN DISPLAY 2 "**** CLK Error - CHECK OSCILLATOR "****
      191
                                                                                                                                                                                                                                                                                                                                                                  \mathcal{N}
      192
                                               END FUNCTION
                                                                                                                                                                                                                                                                                                                                                                  171
      193
      194 ANL_US8 IF FAILED * P9=L THEN DISPLAY 2 * ANDTHER THE DATA BUS DO Stuck Long
                                                                                                                                                                                                                                                                                                                          ****1
                                               IF FAILED * P9=A * P11=A THEN DISPLAY 2 ***** DATA BUS DO LOADED END_FUNCTION
                                                                                                                                                                                                                                                                                                                          ****
                                                                                                                                                                                                                                                                                                                                                                  75.
       195
                                                                                                                                                                                                                                                                                                                           - -
                                                                                                                                                                                                                                                                                                                                                                  22.
     196
      197
      198 ANL_U25 IF (FAILED_TO_SYNC) * P12=L THEN DISPLAY 2 "**** ADDRESS AO STUCK Lo
                                                                                                                                                                                                                                                                                                                                                                 (*****
                                               END_FUNCTION
                                                                                                                                                                                                                                                                                                                                                                  100
                                                                                                                                                          789 - 76 30 - 112

15 11 40 1 - 12 12

16 2 41 4 12 1 - 12 1
                                                                                                                                                                                                                                                                                                                                                                  727
                                                                                                                                                                                                                                                                                                                                                                 . ..!
                                                                                                                                                                                                                                                                                                                                                                 :4:
                                                                                    57,
                                                                                                                                                           PICADY DAL - PALESPID
                                                                                                                                                                                                                                                                                                                                                                 efr
                                                                                                                                                                         de la par
                                                                                                                                                                                                                                                                                                    3.38 41
                                                                                                                                                           CHARGO FILE ANDOLOGIC
                                                                                                                                                                              نز 📜 🧬 ان
                                                                                                                                                                                                                                                                                                         1110
                                                                                                                                                            CONTRACT FILE NOTAL SEVICE
                                                                                                                                                                                01,22,70
                                                                                                                                                                                                                                                                                                                                                                 5.31
                                                                                                                                                                                                                                                                                                                                                                  088
                                                                                                                                                                                                                                                                                                                                                                  13
                                                                                                                                                                                                                                                                                                                                                       *: 2a1
                                                                                                                                                                                                                                                                          The second of th
                                                                                                                                                                                                                                                                                                                                                                 881
                                                                                                                                                                                                                                                                                                        South Rise of America MHERS MHERSO There's the
                                                                                                                                                                                                                                                                                                                                                                167
                                                                                                                                                                                                                                                                                               1 7 1 15
                                                                                                                        Son Cold TTL WER Set Ow ist Kerner
                                                                                                                                                                                                                                                                                                                                                                1:3
                                                                                                                        ment cocar on aRITE red ) caca stone
                                                                                                                                                                                                                                                                                                1. 1. 1. 2.3.5
                                                                                                                                                                                                                                                                                                                                                                Q::
                                                                                                                                                                                                                                                                                                                                                                170
                                                                                                                        173 SICHON SHURE OF THE PROPERTY FOR MORE COSTS OF STORY COSTS OF
```

DEMO.LOC Listing

	FERRITARY SERVICE		8 Feb 1989, 07:41 Page
1	NAME	U25	
2	LOAD	74373 ·	
3 4 5 6 7	GATE	ON E=H:	: *
4		140.6	
,	NAME	U24	•.•
2	LOAD	74373	•
(GATE	ON E=H:	
8	114 MP	1157	
9	NAME	U54	•
0	LOAD	74373	•
11	GATE	ON E=H:	. 5
12.	MAMP	037	# 15 min
13	NAME	U23	•
14	LOAD	74245:	
15	MAMP	UAE	
6.	NAME	U15	14 3 3
17	LOAD	74244:	
18	MANC	ue	
19	NAME	U8 .	
20	LOAD	74245:	Cr. :
21	hi a kart	udo	
22	NAME	U58	15 p.
23	LOAD	74245	5.75
24	FMASK	60:	₹.
25	HAME	1144	•
26	NAME	U66	
27	LOAD	74245	
28	GATE	ON E=H:	
29	HAME	1147	,
50	NAME	U17	
31	LOAD	74244	6472
32	F_MASK	60:	2 ← ↓ +
53 54	MAME	u37	<u>.</u>
	NAME		
35	LOAD	74244	
36 27.	GATE	ON E=H	· · · · · · ·
37	F_MASK	40:	₹ <u>₹</u> ; 7.25
38	MAME	11/7	()
39. 40	NAME	U43 7/3//	
40 41	LOAD	74244	֌, 1e '+'
41. 42.	GATE	ON E=H:	. ₩ - 4
43	MAME	U48	• •
43. 征	NAME	74244	*
45	LOAD		•
45 46	GATE	ON E=H:	. •
40 47	NAME	U91	• 2.
	NAME		• .
48 49	LOAD T TIME	8284 100	
50	ACTIVITY	P2=2.386MHz 1% P8=4.773MHz 1%:	
5.1 _:	WEITATIL	r4=4.700mm2 16 P0=4.773mm2 1% :	
	MAME	113	= 3 0 • 11
52 _:	NAME	U2	Kreen iss All s
53 54	LOAD	8288 40	
55.	F_MASK	ON NEG INT OFS=-1 DUR=100	
	RESET		* ÷
56 57	TRIGGER	ON P3=X1 P18=X1 P19=X1 E=LH	
57 58	ACTIVITY	P2=4.773MHz 1%:	**
3 0			

SOUND STREET

			A 1		,, '	°	3. 25 19 55
File:	DEMO.LOC:CART	John Fluke Mfa	Inc FLUKE 900	08 Feb 1989	4	Page 2 200	43 - 4370
			, , , , , , , , , , , , , , , , , , , ,		• • • • • • • • • • • • • • • • • • • •	Gart Ja	\$4
59		U26		•		14 16-	14
60		74670:				ž 1,7	ii ii ii
61		41770				<u>D</u> ana	1
62		บ70 74280				.∃! <i>4</i> ;	
63		7426U ON E=H:				· · · · · · · · ·	۴ċ
64 65		On E-n.				1.	
66		U81				F ₂ A	*
67		7427:				7.2	V-
68		, , , , ,				: '	,[,,
69		U86				•	
70		7420:					1974 118
71							
72		U21				Per J.	ė.
73		7420:					<u>केंट्</u> रक
74		117				•	े हां भ संक्ष
75 76		U3 74175:				1.12	
76 77		741731				∯ 3	
78		U12				7.	1.02
79		74175:					75 25 25
80							237
81		U29				-	
82		74175:				Sec. 1	155 20
83							25
84		U82					5.7
85		7474					13
86		50:					8T
87		1144					3.5
88 89		U11 7474:			•		3.5
90		1414.					23. 23.
91		U19				Politica	<u> </u>
92		7474:					100 mg
93					## 3	ुं कें. शुक्तिक	<u> </u>
94		U27			;	301	-
95		7474:				3414	-
96					;		N. T.
97		U34		•	<u></u> .		ret oraș
98 99		7474:		:	- I		<u> </u>
100		U13			' - <u>-</u> '	1.19	20
101		7402			10	* = ¹⁰ 1.	7)41
102		40:		-	5 G	ig 1.2 a B1	₹Ğ.e.
103					•	<u></u>	र्क्षक र्वेट
104	NAME	u87			:		16
105	LOAD	7402			• •	**************************************	15. 91
106		40:	المعصورون بالالها	um (or the same)	•		1
107			Mr. of the	.u≡Cr tr te	• •	1.75	design.
108		U4 7/07				01 Apr	into Maria Maria Maria
109		7407 40:			•	1 . 2	2.
110 111		40:					• •
112		U10	(स्ता १ स्वयं १५ स्विधित्र स्ट्रीहर्ता । स्वर्ष क्षित्र स्ट्रीहरू स्वर्ण क्षेत्र स्ट्रीहरू		4	e in the second
113		7404	* 12 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	enterra _{nd} ori Oreiroxer =	=1.		न्यू न , क्षेत्र
114		100:	1.474 1.5		•		ិត្ត: "ព្រះ
115	-			• •			∵¥t €t
116	NAME	U20					• •

117 LOAD 7404: 118 119 NAME U56 120 LOAD 7404 121 RESET ON NEG INT OFS = -1 DUR = 100: 122 LOAD 7400 125 F, MANE U5 126 LOAD 7400 127 NAME U14 128 LOAD 7400: 129 130 NAME U42 131 LOAD 7400: 132 133 NAME U43 134 LOAD 7400: 135 136 NAME U53 137 LOAD 74157: 138 F, MASK 40: 139 LOAD 74138 138 F, MASK 40: 139 NAME U50 141 LOAD 74138: 144 LOAD 74138: 145 NAME U52 147 LOAD 74138: 145 NAME U52 147 LOAD 74138: 148 LOAD 74138: 149 NAME U52 150 LOAD 74139: 151 151 152 NAME U64 153 LOAD 74157: 151 152 NAME U64 153 LOAD 74157: 155 NAME U66 164 NAME U52 165 LOAD 74159: 151 152 NAME U66 165 LOAD 7410: 157 158 NAME U67 159 LOAD 7410: 157 158 NAME U67 159 LOAD 7408: 169 LOAD 7408: 160 NAME U68 160 NAME U69 161 NAME U67 162 LOAD 74158 165 LOAD 74158 166 GATE ON E=N: 170 GATE ON E=N:	File: DEN	io.loc:cart	ohn Fluke Mfg. Inc FLUK	Œ 900 08 Feb 1989, 07:41	Page 3
110	117			•	
COAD				1 = 3	
121				1, 414	
123 NAME US 124 LOAD 7400 125 F_MASK 120: ; PIN 11 LOADED 126 127 NAME U14 128 LOAD 7400: 129 130 NAME U42 131 LOAD 7400: 132 133 NAME U33 134 LOAD 74157: 135 136 NAME U39 137 LOAD 74138: 138 F_MASK 40: 139 137 LOAD 74138: 140 NAME U50 141 LOAD 74138: 142 143 NAME U50 141 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U52 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74139: 151 152 NAME U44 155 NAME U44 155 NAME U46 156 LOAD 7410: 157 158 NAME U46 156 LOAD 7408: 160 161 NAME U57 168 NAME U47 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U47 165 LOAD 7408: 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U47 169 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 169 LOAD 74158 166 GATE ON E=H: 171 172 NAME U41 173 LOAD 74352:				5-1 ·	ر نیوا
123 NAME US 124 LOAD 7400 125 F_MASK 120: ; PIN 11 LOADED 126 127 NAME U14 128 LOAD 7400: 129 130 NAME U42 131 LOAD 7400: 132 133 NAME U33 134 LOAD 74157: 135 136 NAME U39 137 LOAD 74138: 138 F_MASK 40: 139 137 LOAD 74138: 140 NAME U50 141 LOAD 74138: 142 143 NAME U50 141 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U52 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74139: 151 152 NAME U44 155 NAME U44 155 NAME U46 156 LOAD 7410: 157 158 NAME U46 156 LOAD 7408: 160 161 NAME U57 168 NAME U47 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U47 165 LOAD 7408: 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U47 169 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 169 LOAD 74158 166 GATE ON E=H: 171 172 NAME U41 173 LOAD 74352:		RESET	ON NEG INT OFS = -1 D	/UR = 100:	
124 LOAD 7400 125 F_MASK 120: PIN 11 LOADED 126 127 NAME U14 128 LOAD 7400: 129 130 NAME U42 131 LOAD 7400: 132 133 NAME U33 134 LOAD 74157: 135 136 NAME U39 137 LOAD 74138 138 F_MASK 40: 139 140 MANE U50 141 LOAD 74138: 142 143 NAME U50 144 LOAD 74138: 145 NAME U50 141 LOAD 74138: 145 NAME U50 146 NAME U50 147 LOAD 74138: 148 149 NAME U52 147 LOAD 74138: 148 149 NAME U52 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 NAME U46 155 LOAD 7410: 157 158 NAME U6 156 LOAD 7408: 160 161 NAME U47 162 LOAD 74158 166 LOAD 7408: 165 LOAD 74158 166 NAME U47 167 LOAD 74158 168 NAME U47 169 LOAD 7408: 169 LOAD 74158 160 NAME U47 161 NAME U47 162 LOAD 7408: 165 LOAD 74158 166 CATE ON E=H: 167 168 NAME U45 169 LOAD 74158 169 LOAD 74158 169 LOAD 74158 160 NAME U47 162 LOAD 74158 165 LOAD 74158 166 CATE ON E=H: 171 172 NAME U45 173 NAME U45 174 NAME U41 173 NAME U41 174 NAME U41 175 NAME U45 177 NAME U41 178 NAME				i wanaji ji	
125		NAME		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
126 127				• •	•
127 NAME U14 128 LOAD 7400: 129 130 NAME U42 131 LOAD 77400: 132 133 NAME U33 134 LOAD 74157: 135 136 NAME U39 137 LOAD 74138 138 F MASK 40: 139 140 NAME U50 141 LOAD 74138: 142 144 LOAD 74138: 145 NAME U46 144 LOAD 74138: 145 NAME U52 147 LOAD 74138: 148 149 NAME U52 147 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 151 152 NAME U44 153 LOAD 74125: 154 NAME U56 156 LOAD 7408: 160 161 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 NAME U40 165 LOAD 74158 166 GATE ON E=H: 170 GATE ON E=H:	125	F_MASK	120: ; PIN 11 LOADED	* " · ·	
128	126				
120	127	NAME	U14	- J	
130	128	LOAD	7400:		
130 NAME U42 131 LOAD 7400: 132 133 NAME U33 134 LOAD 74157: 135 136 NAME U39 137 LOAD 74138 138 F_MASK 40: 139 140 NAME U50 141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U46 155 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 7408: 165 LOAD 74158 166 GATE ON E=H: 171 172 NAME U45 170 GATE ON E=H: 171 172 NAME U46 173 NAME U45 169 LOAD 74158	129				
131 LOAD 7400: 132 133 NAME U33 134 LOAD 74157: 135 136 NAME U39 137 LOAD 74138 138 F_MASK 40: 139 140 NAME U50 141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 LOAD 74139: 152 NAME U44 153 LOAD 74125: 154 155 NAME U46 156 LOAD 7410: 157 NAME U46 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 166 GATE ON E=H: 171 NAME U45 169 LOAD 74158 171 NAME U45 172 NAME U45 173 LOAD 74158 174 NAME U45 175 NAME U45 176 NAME U45 177 NAME U47 177 NAME U41		NAME	U42		•
132 133					
133 NAME U35 134 LOAD 74157: 135 136 NAME U39 137 LOAD 74138 138 F_MASK 40: 139 140 NAME U50 141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 74158 164 NAME U47 165 LOAD 74158 166 GATE ON E=H: 170 CATE ON E=H: 171 172 NAME U41 173 LOAD 74158 166 GATE ON E=H: 171 172 NAME U41 173 LOAD 7452:					
134 LOAD 74157: 135 136 NAME U39 137 LOAD 74138 138 F_MASK 40: 139 140 NAME U50 141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 ST NAME U44 153 LOAD 74125: 154 NAME U44 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U47 165 LOAD 74158 166 GATE ON E=H: 170 GATE ON E=H: 171 NAME U45 170 GATE ON E=H:		MAME	1133	7.37	
135 136 NAME 137 137 138 F_MASK 40: 139 140 NAME U50 141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 163 164 NAME U47 165 160 161 NAME U47 166 161 NAME U47 166 161 NAME U47 166 163 164 NAME U40 165 LOAD 74158 166 167 168 NAME U40 168 LOAD 74158 166 167 168 NAME U45 169 LOAD 74158 166 170 GATE ON E=H:				ार कृति भाग स्था र भिरामका	
136 NAME U39 137 LOAD 74138 138 F MASK 40: 139 140 NAME U50 141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 EOAD 7408: 163 164 NAME U47 165 LOAD 74158 166 GATE ON E=H: 171 172 NAME U41 173 LOAD 74158 166 GATE ON E=H: 171 172 NAME U41 173 LOAD 7432:		LOND	17131.		
137 LOAD 74138 138 F_MASK 40: 139 140 NAME U50 141 LOAD 74138: 142 143 NAME U66 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U2 159 LOAD 7408: 160 161 NAME U28 160 161 NAME U47 162 EOAD 7408: 163 164 NAME U47 165 LOAD 74158 166 GATE ON E=H: 171 172 NAME U41 173 LOAD 74158 176 ON E=H: 171 172 NAME U41 173 LOAD 7432:		MAME	1170	Trans.	
138 F_MSK				:65 <u>5</u> 18.	
139 140 NAME U50 141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 171 172 NAME U41 173 LOAD 74158 170 GATE ON E=H:				• • • •	
140 NAME U50 141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 NAME U40 165 LOAD 74158 166 NAME U40 167 NAME U40 168 NAME U40 168 NAME U40 169 LOAD 74158 170 GATE ON E=H:		F_MASK	40:	*.	
141 LOAD 74138: 142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U47 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 166 GATE ON E=H: 170 GATE ON E=H:		-		- A 1 2 4 5 4 5 4 5 4 5 4 5 4 5 4 5 4 5 4 5 4	
142 143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U47 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 166 GATE ON E=H: 170 GATE ON E=H: 171 172 NAME U41 173 LOAD 7432:				17 *2. ***	
143 NAME U46 144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 EOAD 7408: 163 164 NAME U47 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 166 GATE ON E=H: 170 GATE ON E=H: 171 172 NAME U41 173 LOAD 7432:		LOAD	74138:	ž A	
144 LOAD 74138: 145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NÄME U40 165 LOAD 74158 166 GATE ON E=H: 170 GATE ON E=H: 171 172 NAME U41 173 LOAD 7432:					
145 146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 170 GATE ON E=H:		NAME		****	
146 NAME U52 147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 EOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 169 LOAD 74158 169 LOAD 74158 170 GATE ON E=H:		LOAD	74138:		
147 LOAD 74138: 148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 169 LOAD 74158 169 LOAD 74158 170 GATE ON E=H:	145				
148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 169 LOAD 74158 169 LOAD 74158 170 GATE ON E=H:		NAME	U52	*****	
148 149 NAME U22 150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 169 LOAD 74158 169 LOAD 74158 170 GATE ON E=H:	147-	LOAD	74138:		
150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 169 LOAD 74158 169 LOAD 74158 170 GATE ON E=H:		•			:*
150 LOAD 74139: 151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 170 GATE ON E=R:		NAME	U22	투합성환원	
151 152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 T408: 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 170 GATE ON E=H:		LOAD	74139:		
152 NAME U44 153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 170 GATE ON E=H:					1.5
153 LOAD 74125: 154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 167 168 NAME U45 169 LOAD 74158 170 GATE ON E=H:		NAME	1144	: \$\$\$! f .	
154 155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 10000=78000=============================	153	_			
155 NAME U6 156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 10000=78000=8000 M2 167 168 NAME U45 169 LOAD 74158 170 GATE ON E=H: 171 172 NAME U41 173 LOAD 7432:		LOND	141231		. *1
156 LOAD 7410: 157 158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 10000=19000=1=20 The Day Market 167 168 NAME U45 169 LOAD 74158 170 GATE ON E=H: 171 172 NAME U41 173 LOAD 7432:		NAME	114	ڎۿڷٳؖ۫؞؞	
157 158 NAME U28 159 LOAD 7408: 760 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: **COOT*********************************	154				
158 NAME U28 159 LOAD 7408: 160 161 NAME U47 162 EOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 10011=19321 = 21 Thi 25 M 167 168 NAME U45 169 LOAD 74158 170 GATE ON E=H: 171 171 172 NAME U41 173 LOAD 7432:	157	LOAD	7410.	ن چان	±
159 LOAD 7408: 160 161 NAME U47 162 LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 10000=78000=============================	137	'usie	1130	: <u>4</u> 3514.	
160 161 NAME U47 162 EOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: ************************************	(150				
161 NAME U47 162 - LOAD 7408: 163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: 10001 = 20001 =	129	LUAD	7400:	ν,ε	
162	, 100	\ MARKET	147	ial".	
163 164 NAME U40 165 LOAD 74158 166 GATE ON E=H: ************************************					
164 NĂME U40 165 LOAD 74158 166 GATE ON E=H: 10000 = 79000 = 30 The 200 M 167 168 NĂME U45 169 LOAD 74158 170 GATE ON E=H: 12000 □ 12	T62	- LOAD	7408:		
165 LOAD 74158 166 GATE ON E=H: 10000 = 79000 = 10000 A 10000		r.XQ1		***	ů.
186 GATE ON E=H: 14001 = 18001 = 1800 H	164			1 5 7 y 1	9.2
167 168 NAME U45 169 LOAD 74158 170 GATE ON E=H: 13306 MD 171 172 NAME U41 173 LOAD 7432:	165			1971 17 1972 1980 - 1982 - 1980 1981 1981 - 1982 - 1982 - 1982 - 1982 - 1982	•
168 NAME U45 169 LOAD 74158 170 GATE ON E=H: 171 172 NAME U41 173 LOAD 7432:	166	GATE	ON E=H:	to a Monthly was a substitution of	
169 LOAD 74158 SCREEN 170 GATE ON E=H: 13202 MD 171 COUNTY TO THE TOTAL TO THE TOTAL TO THE TOTAL TOTA	167			* _	
170 GATE ON E=H: :3902 MP: 171	168	NAME		245-	
170 GATE ON E=H: 171 172 NAME U41 173 LOAD 7432:	169	LOAD	74158	ンCできゃ) こつのパールニ	
171 172 NAME U41 173 LOAD 7432:	170	GATE	ON E=H:	\$479KUMP1	*
172 NAME U41 173 LOAD 7432:	171				
173 COAD 7432:	172	NAME	U41		
				E 1997	
174°	174	· · ·		୍ରେ ମ୍ବର	7

e: DEM	J.LUGICAKI J	ohn Fluke Mfg. Inc FLUKE 900 08 F	ED 1707, 01.41	
75	NAME	u35		69 3 347
76	LOAD	7451:		- x)- /p)-
7				
8	NAME	U62		<u>(46)</u> 1365
9	LOAD	8259		
10	I GNORE	16		3 MARY.
11	F_MASK	40:		CASE.
2				
13	NAME	u38		,
4	LOAD	2764		المن والم
5	C_SUM	45145		ୁକ୍ୟୁନ୍ତି ପିଠି ଅ±
6	RD_DRV	HIGH		
37	F_MASK	50:		कर्ने <u>दि</u> र्दिको
8				C126 Ju
9	NAME	U71		-
90	LOAD	8253		Sept Mary Control
1	RESET	ON NEG INT OFS = -1 DUR = 100:	•	ένξζ.
2		ut 7		
3	NAME	U57		
4	LOAD	41256:	• •	(NA)
75	11414 2	1164		· 通知[漢字]
6	NAME	U61		· .
77	LOAD	41256:		$2 \overline{Z}_{i} V_{k+1}^{i}$
)8)9	MAUC	U65		ହିନ୍ଦିଆ <u>ନ</u>
00	NAME LOAD	41256:		
)1	LUAD	41230:		- 4,
2	NAME	U69	*.	A.F
3	LOAD	41256:		
)4	ECAD	41250.		s kd\$< r\$5cm
5	· NAME	บ74		A.Carr
)6	LOAD	41256:	2.50	State &
7	40.12	, , , , , , , , , , , , , , , , , , , ,	147 P	主義を
)8	NAME	u78	*** 2 *****	ଟିୟଟ⊈.
9	LOAD	41256:		. 2 / c b
10			#4.05 #2.35.4	iā Abb
11	NAME	U80	\$523.45	chtur.
12	LOAD	41256 :		.3) 49
13		•	: :: \$] } 	ا پارچائ
4	NAME	U85	* *** *	95035 -
5	LOAD	41256:	688C	្នុងស្គម
16			e de Sala La companya de la co	145 P
17	NAME	U90	* ii v**	.m.,
8	LOAD	41256:	* · ·	55,51
19			:6	
20	NAME	FU1	·	•
21	LOAD	DEMO1	, 4	3/8/29
22	S_TIME	ON 3000	9 - ⁵ W	54 6.9 4
23	RESET	ON NEG INT OFS = -5 DURGE 100:	9.5 °€ 31.55	37 55 7 02001 3 775 8
24		5113		*
25	NAME	FU2	- *	146256 14440 14440 14655
26	LOAD	DEMO2	V	gá ^f íj stati
27	S_TIME	ON 3000:	4.7 J. 4 G	91 8/ 1
28	11444	F117		!
29	NAME	FU3	<u> </u>	ekiler oxiosi
30	LOAD	DEMO3	2.1.	GRESS :
31	S_TIME	ON 9000:		

្នុកវទៅ

भग्नेक्सितंत्रम्, द्वाकार

233	NAME	U16A	्रिक्ट्रि <u>व</u> र्ष
234	LOAD	8088_1	20 时间的 网络 网络阿尔里斯特 医高克
235	T_TIME	100:	#£ £9€:
236	_		
237	NAME	U16B	
238	LOAD	8088_2	#07%
239	T_TIME	100:	
240			RAC BURANT
241	NAME	DEFAULT	18 1 A C
242	GATE	OFF	
243	TRIGGER	ON E=LH	<u> </u>
244	T_TIME	4000:	
	_		÷and the second of the second

াৰ্থিক জিল্লালী কৰিছিল প্ৰতিষ্ঠান কৰিছিল কৰ

ार । त्रा केरक्टर **स्था**प्रदेश होसे**न्यव । त्रा**क्ट्रीय हिस्सी हार्टिन हेव होस्ता

DEMO.LIB Listing

```
John Flyke Mfg. Inc. - FLUKE 900
                                                                08 Feb 1989.
                                                                               07:40
                                                                                         Page
File: DEMO.LIB:CART
                  455
                            42 646 Factor 3704
                                                                                                       湖 油煤
            NAME
                     74670
    2
            SIZE
                     16
            SYNC COND <1 P12=L*P13=L*P14=H>*<1 P12=L*P13=H*P14=L>*<1 P12=L*P13=H*P14=H>
    3
            S_TIME ON:
    5
    6
                     8284
            NAME
                     18
    8
            SIZE
    9
            RDT ENABLE OFF
   10
            IGNORE 1-18:
   11
   12
            NAME
                     8088 1
   13
            SIZE
                     28
   14
            CLIP CHK
                             OFF
   15
            RDT_ENABLE
                             OFF
            IGNORE
                              1-28
   16
                             P1=L P2=A P3=A P4=A P5=A P6=A P7=A P8=A P9=A P10=A P11=A P12=A P13=A P14=A P28=H
   17
            ACTIVITY
                             P27=A P26=A P25=A P24=A P23=A P21=L P20=A P16=A P15=A:
   18
                     8088 2 PROCESSOR
   19
            NAME
            SIZE
   20
                     28
   21
            CLIP_CHK
                             OFF
            ROT_ENABLE
                             OFF
   22
   23
            IGNORE
   24
                             P1=A P2=A P3=A P4=A P5=A P6=A P7=A P8=A P9=A P10=A P13=4.773MHz 1% P14=LP28=A
            ACTIVITY
                             P27=L P26=A P22=A P21=A P20=A P19=A P18=A P16=A P15=A:
   25
   26
   27
            NAME DEMO1
   28
            SIZE 24
            SYNC_VECT 1 < 1 L P2=D23 P3=D21 P5=D17 P4=D15 P8=D8 P9=D9 P11=D11 >
   29
   30
            S TIME ON
   31
            SYNC RND
            ROTEST VECTORS
   32
   33 ;
            1111111 11122222
12345678 90123456 78901234
   34;
   35
             01111001 100LOHHZ HLZZHZHH ;1
             01111001 101LOHHZ HLZZHZHH 22
   36
   37
             00111001 101LOLHZ HLZHHZLH :3
             01111101 101LOHHZ HLZLHZLH :4
   38
   39
             01111001 101LOHHZ HLZHHZLH ;5
   40
             01111100 101LOHHZ HLZZHZHH 26
             01111001 101LOHHZ HLZZHZHH ;7
   41
             01011001 101LOLHZ HLHZLZHH ;8
   42
             01111011 101LOHHZ HLLZLZHH :9
   43
   44
             01111001 001LOHHZ HLZZHZHH ;10
             01111011 101LOHHZ HLZZHZHH ;11
   45
   46
             01101001 101LOLLL HLZZHZHH ;12
            01111001 101LOHLL HLZZHZHH ;13
01111001 100LOHHZ HLZZHZHH ;14
   47
   48
             01111001 101LOHHZ HLZZHZHH ;15
   49
   50
             01110001 101LOLHZ LHZZHZHH ;16
   51
             01111001 101LOHHZ LHZZHZHH ;17
             01111000 101LOHHZ HLZZHZHH ;18
   52
             01111001 101LOHHZ HLZZHZHH ;19
   53
   54
             END_VECTORS:
   55
   56
   57
             NAME DEMO2
   58
```

```
File: DEMO.LIE:CARTess John:Fluke Mfg. Inc. - FLUKE 900 14 Q8 Eeb 1989, 9.07:40,65. Page 24: 2:
                 59
                                                                   60
                 61
                                                                    SYNC_RND
                                                                                                                                                                                                                                                                                                                                                                                                       PESNATA MARANGO COCOCCO
                                                                    S TIME ON
                 62
                                                                                                                                                                                                                                                                                                                                                               86 1
                                                                                                                                                                                                                                                                                                                                                                                                       ויספסססי סרסקען אוביינים אוניינים +
                                                                                                                                                                                                                                                                                                                                                                                                      TOCOCO DISCUENTA ALLE TOCOCO DISCUENTA ALLE TALLE TA
                 63
                                                                    RDTEST VECTORS
                 64 ;
                                                                                                                            1111111 11122222
                                                                    12345678 90123456 78901234
                 65
                                                                    00001111 110L0ZLL ZLHHHHHH
                 67
                                                                   00011111 110L0ZLL ZLHHHHHH ;2
00010111 110L0ZHL ZLHHHLLH ;3
                                                                                                                                                                                                                                                                                                                                                                                                        ASSTOCK POLESTON PROBLES
                 68
                                                                                                                                                                                                                                                                                                                                                                                                        HEST LAUNC OCCLOSES NEEDS STORY
                 69
                                                                    00011111 110L0ZHL ZLHHKLHH
                                                                                                                                                                                                                                                                                                                                                                                                      70
                                                                    00001111 110L0ZLL ZLHHHHHH
                                                                                                                                                                                                                                                                                                                                                               ŧ''
                                                                    00011111 110LOZLL ZLHHRHHH
                                                                    00011011 110L0ZLL ZHHHLHLH
                                                                                                                                                                                                                                                                                                                                                                                                       888,2000 JAPOL 00 600000
1834444 Langungo 36000
                 72
                                                                                                                                                                                                                                                                                                                                                               1 16
                  73
                                                                    COO11111 11CLOZLL ZHHHLHHH
                  74
                                                                   00011101 110L0ZLL ZLHHHHHH
00011111 110L0ZLL ZLHHHHHH
                                                                                                                                                                                                                                                                                                                                                                                                        K-414002 ENCUENCE CONCU
                                                                                                                                                                                                                                                                                                                                                                                                     #274717 7573.30 , 3000
#274747 7573.30 , 3000
#274747 7573.00 , 3000
#274474 745077.00 , 0000000
                  75
                                                                                                                                                                                                                            ;10
                  76
                                                                     00011111 010LOZLH ZLHLHHLH
                                                                                                                                                                                                                               ;12
                  77
                                                                     00011111 110LOZLH ZLHLHHHH
                                                                                                                                                                                                                                                                                                                                                                                                       124475 MT1 40 RV22
                  78
                                                                                                                                                                                                                                 ;13
                                                                    00011111 100LOZLL ZLHHHHHH
                                                                                                                                                                                                                                                                                                                                                               75 ,
                  79
                                                                     00011111 110L0ZLL ZLHHHHHH
                                                                                                                                                                                                                                 ;14
                                                                                                                                                                                                                                                                                                                                                                                                       122 477 1477 1476 60000
                                                                                                                                                                                                                                                                                                                                                                                                      753.

227.25.

227.25.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

227.27.

                                                                     00011110 110L0ZLL LLLHHHLH
                                                                                                                                                                                                                                ;15
                 80
                                                                                                                                                                                                                                 ;16
                 81
                                                                     00011111 110L0ZLL ELLHHHHH
                                                                     00001111 110L0ZLL ZLHHRHRH
                                                                                                                                                                                                                                  ;17
                 82
                                                                                                                                                                                                                                                                                                                                                                ÷ ;
                  83
                                                                     00011111 110L0ZLL ZLHHHHHH
                 84
                                                                    END_VECTORS:
                 85
                 86
                                                                     NAME DEMO3
                                                                                                                                                                                                                                                                                                                                                                                                       87
                                                                     SIZE 24
                                                                    SYNC_VECT 1 <257 L P1=C > SYNC_PINS 1
                 88
                                                                                                                                                                                                                                                                                                                                                                                                       Marketo Matali
                                                                                                                                                                                                                                                                                                                                                                ز بذلا
                 89
                                                                                                                                                                                                                                                                                                                                                                                                      42544122 ACTOR COLUMN C
                  90
                                                                      S_TIME ON
                                                                                                                                                                                                                                                                                                                                                               1.
                  91
                                                                                                                                                                                                                                                                                                                                                                                                      CONTROL DESCRIPTION OF THE PROPERTY OF THE PRO
                                                                     RDTEST VECTORS
                  92 ;
                                                                                                                              1111111 11122222
                                                                                                                                                                                                                                                                                                                                                               ₹1. ६
                  93 ;
                                                                      12345678 90123456 78901234
                  94
                                                                     00000000 000L1LLL LLLLLZZH
                                                                                                                                                                                                                                                                                                                                                                                                   STOCKE STOCKES STOCKES
                                                                                                                                                                                                                                                                                                                                                               44 7
                  95
                                                                     00000000 000LOLLL LLLLEZH
                                                                     10000000 000LOLLL LLLHLZZH
                  96
                                                                                                                                                                                                                                                                                                                                                               73 ·
                  97
                                                                     OCCOOCO COOLOLLL LLLHLZZH
                                                                      10000000 000LOLLL LLLLHZZH
                  98
                                                                                                                                                                                                                                        ; 2
                 99
                                                                     00000000 000LOLLL LLLLHZZH
             100
                                                                      10000000 000LOLLL LLLHHZZH
                                                                     00000000 000LOLLL LLLHHZZH
             101
                                                                                                                                                                                                                                                                                                                                                                                                      MAJAN MEN DE TERRES
MOSSO MONTO STANT
MONTO MONTO
MONTO MONTO MONTO MONTO
MONTO MONTO MONTO MONTO
MONTO MONTO MONTO MONTO MONTO
MONTO MONTO MONTO MONTO MONTO MONTO
MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO
MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO
MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONTO MONT
             102
                                                                      10000000 000LOLLH LLLLLZZH
             103
                                                                      00000000 000LOLLH LLLLLZZH
                                                                      10000000 000LOLLH LLLHLZZH
             104
             105
                                                                      00000000 000LOLLH LLLHLZZH
            106;
                                                                                                                              1110111. 11122222
                                                                                                                                                                                                                                                                                                                                                                $ 3
                                                                                                                                                                                                                                                                                                                                                                                                        Talender Hillson
Hillson Hillson
            107;
                                                                      12345678 90123456 78901234
                                                                                                                                                                                                                                                                                                                                                                                                     150 14 200 170
150 140 200
150 140 200 170
150 140 200 170
             108
                                                                      10000000 000LOLLH LLLLHZZH
                                                                                                                                                                                                                                                                                                                                                               <u>S.</u> ;
             109
                                                                      00000000 000LOLLH LELLHZZH
             110
                                                                       10000000 COOLOLLH LLLHHZZH
                                                                                                                                                                                                                                                                                                                                                                OOOOOOO OOOLOLLH LLLHHZZH
             111
                                                                       10000000 000LOLLL HLLLLZZH
             112
                                                                                                                                                                                                                                        ; 8
                                                                                                                                                                                                                                                                                                                                                                                                          وَيُ رِينَا الْمُعْمِلِينِ اللَّهِ الْمُعْمِلِينِ اللَّهِ الْمُعْمِلِينِ اللَّهِ الْمُعْمِلِينِ اللَّهِ المُعْمِلِينِ اللَّهِ المُعْمِلِينِ اللَّهِ الْمُعْمِلِينِ اللَّهِ الللَّهِ اللَّهِ الللَّهِ الللَّهِ الللَّهِ اللَّهِ الللَّهِ الللَّهِ الللَّهِ الللَّمِ الللَّهِ اللَّهِ الللللَّمِ اللَّهِ الللَّهِ الللَّهِ الللَّهِ الللَّهِ الل
                                                                      00000000 000LOLLL HLLLLZZH
             113
                                                                                                                                                                                                                                                                                                                                                                                                       HONDER DE LOCALIDADE
             114
                                                                       10000000 000LOLLL HLLHLZZH
                                                                                                                                                                                                                                                                                                                                                               Q. :
                                                                                                                                                                                                                                                                                                                                                                                                       医动物性病 地名美国人
                                                                      00000000 000LOLLL HLLHLZZH
             115
                                                                                                                                                                                                                                                                                                                                                                                                        METANDAL IN 18 TO
             116
                                                                      10000000 000LOLLL HLLLHZZH
                                                                                                                                                                                                                                                                                                                                                               Ò.
                                                                                                                                                                                                                                                                                                                                                                                                      MESSEL LARGE TO
```


```
File: DEMO.LIB:CART John'Fluke Hfg. Inc. Fluke 900 08 Feb 1989, 707:40 Page 860 3 1 1845 1861
                                                                                                                                                    Section 1997
                       00000000 000L0LLL HLLLHZZH 10000000 000L0LLL MLLHXZH 1000000
                                                                                                                                                                                                          SALVI GO ON
   118
                       OCOOOOOO OCOLOLL HLLHHZZH
   119
    120
                       10000000 000LOLLH HLLLLZZH
                                                                                                                                     00000000 000LOLLH HLLLLZZH
   121
                       10000000 000LOLLH HLLHLZZH
    122
                                                                                ; 13
   123
                       00000000 000LOLLH HLLHLZZH
                                           1110111 11122222
    124 ;
    125 ;
                       12345678 90123456 78901234
                       10000000 000LOLLH HLLLHZZH
   126
                                                                                ; 14
    127
                       00000000 000LOLLH HLLLHZZH
                       10000000 000LOLLH HLLHHZZH
   128
                       00000000 000LOLLH HLLHHZZH
    129
    130
                       10000000 COOLOLHL LLLLZZH
                                                                                ; 16
                       00000000 000LOLHL LLLLLZZH
    131
    132
                       10000000 COCLOLHL LLLHLZZH
                                                                                : 17
                                                                                                                               00000000 COOLOLAL LLLHEZZH
    133
                       10000000 COCLOLHL LLLLHZZH
    134
                                                                                ; 18
                       00000000 OOOLOLHL LLLLHZZH
    135
                       10000000 OCCLOUNT LLUNYZZH
                                                                                ; 19
    136
                                                                                                                               į
    137
                       OOOOOOO OOOLOLHL LLLHHZZH
                                                                                ; 20
    138
                       10000000 OOOLOLHH LELLZZH
                       00000000 000LOLHH LLLLEZZH
    139
                       10000000 OOOLOLHH LLLHLZZH
                                                                                ; 21
    140
                       OOOOOOO OOOLOLHH LLLHLZZH
    141
                                                                                                                                                                     经免损的 格特
    142 ;
                                           1110111 11122222
                                                                                                                                                                                                          的生物語のいるがはるのか
                                                                                                                                        CONTROL OF THE PROPERTY OF THE
    143 ;
                       12345678 90123456 78901234
                       10000000 000LOLHH LLLLHZZH
                                                                                 ; 22
    144
                       OOOOOOO OOOLOLHH LLLLHZZH
    145
                       10000000 COOLOLHH LLLHHZZH
    146
                       DODOODOO DOOLOLHH LLLHHZZH
    147
                       10000000 COOLOLHL HLLLLZZH
    148
                                                                                                                                       149
                       00000000 000LOLHL HLLLLZZR
                                                                                ; 25
    150
                       10000000 COOLOLHL HLLHLZZH
                       COCCOCCO COCCOLHL HLLHLZZH
    151
                       10000000 OOOLOLHL HLLLHZZH
                                                                                ; 26
    152
    153
                       00000000 000LOLHE REELHZZH
    154
                       10000000 000LOLKL HLLHKZZH
                       00008000 OOOLOLHU HULHHZZH
    155
                       10000000 GOOLOLHH HLLLLZZH
                                                                                 ; 28
    156
                       00000000 OCOLOLHH HLLLLZZH
    157
    158
                       10000000 COOLOLHH HLLHLZZH
    159
                       00000000 COOLOLHH HLLHLZZH
                                           1110111 11122222
    160;
    161;
                        12345678 90123456 78901234
                       10000000 COOLOLHH HLLLHZZH-
    162
                       00000000 000LOLHH HLLLHZZH
    163
                       10000000 COOLOLHH HILHHZZH
                                                                                ; 31
    164
    165
                       00000000 000LOLHH HLLHHZZH
                       10000000 COOLOLLE LHELLZZH
    166
                       00000000 000LOLLL LHULLZZH
    167
    168
                       10000000 COOLOLLL LHLHLZZH-
                                                                                ; 33
                       00000000 000LOLLL LHCHLZZH
    169
                                                                                ; 34
    170
                       10000000 000LOLLL LHLLHZZH
    171
                       00000000 000LOLLL LHLLHZZH:
                                                                                 ; 35
    172
                       10000000 000LOLLL LHLHHZZH
                       00000000 000LOLLL LHLHHZZH
    173
    174
                       10000000 000LOLLH LHLLLZZH
                                                                                ; 36
```

File: DEM	O.LIB:CART	John F	luke Mfg.	Inc.	-	FLUKE	900	80	Feb	1989,	07:40	Pa	ge	4
175 176	END_VECTORS	:						•						
177 178														6
179												C.	F	
180 181						S		្ស ូ	2	Ťį	IST	T		*

Appendix B Demo UUT Fault Switches

27°

END_VECTORS:



三草石 医安德里斯姆斯氏性甲基氏综合征

ः राज्यान त्यार (स्तान्त्रय जनते राज्यान हे...मितार मित्रिक्तेन्त्र यन्त्रीय स्वतिक्षित्रयः स्वतिक राष्ट्रिक्ष्यको नेक्स्य

不知此明明一个 中北坡 斯伊兰 文学

Service Control of the Control of th

製物 "船" 病神的病病

等自物等等级。而创新的特别

10.75

the way

... (海神)

The following is a list of the various Faults and their effect on the UUT:

Fault No. 1

Description: The UUT system clock is switched from 4.773 MHz to 10.00 MHz (i.e. from normal mode to Turbo mode).

Result: When testing U91, the clock generator chip a Condition Failure will be detected on pins 2 and 8.

ر وروستان المستقدات المالية المستقدات المالية المستقدات المستقدات المالية المستقدات المالية المستقدات الم

Pin No.	E-xpected	Actual
2	2.38 MHz	5.002 MHz
8	4.773 MHz	10.00 MHz

Fault No. 2

Description: The UUT RST line is held LOW, effectively keeping the UUT in permanent reset mode.

Result: This will cause a kernel crash, and will be detected on several ICs on the UUT that utilize a-Start Trigger or a Trigger for intialization (e.g. U62 8259 Interrupt Controller).


The fault can be detected as a Condition Failure on the Bus Controller chip U2 8288. The condition that will be not available is the Trigger, which detects the first bus cycle and the Status pins (\$0, \$1 and \$2) will all be High, indicating that the 8088 CPU is in Passive (Reset) state.

Fault No. 3


Description: The UUT Data Bus Bit 0 (D0) is held Low. This simulates the effect of a bus short.

Result: The UUT will crash, and the Fault will be detected on U58 Pin 9.

The Fault can be ignored via the signore pin command, in order to allow further testing of the chip and bus, if so desired.



निर्वाध सारक Devices	COTA	extension on a source file	क्षण	Bright Musikers
a key to test or librity with the ZF action	ज्य <u>ी</u> इच्छा	त्रवास्थाल का नव्यविकार म स्थानहारमा जा १ का कि	ಾ.	Gendin is in the second of the
e ansierrom a source film same masning Sequence		name meening Location a निकृतिक इस्ति अस्तिकार	े	· Li /fg/s · Si /fs
entra de la carrella	Sequent te	वित्रः सञ्जातवृक्षः वस्यविक्षः च संस्थः वस्यविक्षः तस्यविक्षः वस्य स्थाः अस्त्रितिकः वस्यविक्षाः वद्य	300 1	ฟรุงกลม: เหติกรุงค์ เกติสสสต์ เซศโต
अक्षा तात्र प्रकल्का होते (विक प्रस्ति के विद्वारको होते लगान	ಯಾತಿ	ns. Assy, jacourabes anesy, ap. ne	April Mat:	अंदर्ग प्रस्ते अन्यक्षित्र । अवदाः चित्र अन्यक्षित्र अन्यक्षित्र ।
केसर, देंगावी (क त्याहि) "एक्सफार जार्कर पढ़ दोलावरी, क्षिप्रहों (क क्रफ रीट कावर क्रिकेट (क्रफार)	डीुर्मित्रभ	or are a Secreture with sirally equipment extension or the near-	pen	nt a tency and united
গোলা চন্দ্ৰকলান ভাজে ১৯৯৩ৰ বিভিন্ন দশত যে এফজ এ	J 2817 1	क्ट्रान्स हैं कि	on as him	ିଆରେ ପ୍ରଥମ ବିଶ୍ୱର ଅନ୍ତର୍ଶ ବ୍ୟବ୍ୟ କଥା । ଜଣ୍ଡ ବ୍ୟବ୍ୟ କଥା ବ୍ୟବ୍ୟ ବ୍ୟବ୍ୟ ବ୍ୟବ୍ୟ ବ୍ୟବ୍ୟ ବ୍ୟବ୍ୟ ବ୍ୟବ୍ୟ ବ୍ୟବ୍ୟ ବ୍ୟବ୍ୟ
esteropes we's reason	25 to 10	artiskeaus over juri del Vor et tal dighen del Onlowe	DTRM	SE UP SEGMEN
विषय प्रदेश हैं हैं जिल्ला है है जिल्ला है हैं जिल्ला है जिल्ला ह	Section 2	Verme Skapenersky via	JAC.	अं िक्हा संस्थान dik
the the date of case The the date of case Therefore	f jûne	Partition of the contract of t	≵ €.	· (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)
lart neudon fonce son at	7	The same and the s	in_det	्राम् <mark>यक्त ४</mark> ०० - १०० - १ <mark>४० - १० - १४०</mark> संस्थान
B-6	F	নিয়ের চুচ্চীপ ১৯ চার্টারে ১৯৯৮ হলটো LUKE® Customer Support Se	rvices	900 Dynamic Troubleshooting



Glossary

sum	a ROM checksum or the	LIB	extension on a source file	RD	Reference Device	
	PAL output signature from a standard input	LOC	name meaning Library extension on a source file	rd_test	a key to test or identify an RD in the ZIF socket	
Conditions	stimulus s signal status (H is high, L		name meaning Location	SEQ	extension on a source fil	
Conditions	is low, A is active, F is	local	a key to set parameters for a single device	Campana	name meaning Sequence	
	frequency)	log	a key to enable recording	Sequence	a stored troubleshootin procedure with para	
defn_loc	"define location" key for specifying a device U	•	of test results, usually to		meters and prompts	
	number el_loc "delete location" key for	50W 665	a file	STD	standard power pins (i.e. Vcc is highest pin num	
del_loc		new_seq	"new sequence" key to create a Sequence with		ber, Gnd is half)	
	removing a device and its U number		simple keystrokes	s_time	"synchronizing time" ke	
DRC	Dynamic Reference Com-	nsq	extension on a file mean- ing a New Sequence		to put RD and DUT inf the same state	
	parison		created in new_seq	save_fil	"save file" key to store	
dsp_loc	"display locations" key for listing devices in a	NSTD	nonstandard power pins	_	volatile New Sequence	
	new_seq file		(i.e. Vcc is not highest pin number)	thrsid	on cartridge "threshold" key for se	
DUT	Device Under Test	PAL	Programmable Array	unsiu	ting logic 1	
EoT	"End of Test" key for dis-		Logic	t_time	"test time" key for setting	
	playing device state at fault capture	PE	Performance Envelope: the f mask, thrsld setting		the duration of con parison	
mask	"fault mask" key permit-		for comparison	ZIF	Zero Insertion Ford	
	ting setting of com- parison resolution	pin_def	"pin definition" key for ig- noring or setting condi-		socket	
giobal	a key to set parameters for all devices that follow	* 157	tions on pins	iez,		

